From: Krzysztof Kozlowski <krzk@kernel.org>
To: "Krishna chaitanya chundru" <quic_krichai@quicinc.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Konrad Dybcio" <konrad.dybcio@linaro.org>,
cros-qcom-dts-watchers@chromium.org,
"Bartosz Golaszewski" <brgl@bgdev.pl>,
"Jingoo Han" <jingoohan1@gmail.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>
Cc: andersson@kernel.org, quic_vbadigan@quicinc.com,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
Subject: Re: [PATCH v2 1/8] dt-bindings: PCI: Add binding for qps615
Date: Sun, 4 Aug 2024 10:56:24 +0200 [thread overview]
Message-ID: <0cdaa0b2-ae50-40a1-abbb-7a6702d54ad5@kernel.org> (raw)
In-Reply-To: <20240803-qps615-v2-1-9560b7c71369@quicinc.com>
On 03/08/2024 05:22, Krishna chaitanya chundru wrote:
> Add binding describing the Qualcomm PCIe switch, QPS615,
> which provides Ethernet MAC integrated to the 3rd downstream port
> and two downstream PCIe ports.
>
> Signed-off-by: Krishna chaitanya chundru <quic_krichai@quicinc.com>
> ---
> .../devicetree/bindings/pci/qcom,qps615.yaml | 191 +++++++++++++++++++++
> 1 file changed, 191 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/pci/qcom,qps615.yaml b/Documentation/devicetree/bindings/pci/qcom,qps615.yaml
> new file mode 100644
> index 000000000000..ea0c953ee56f
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pci/qcom,qps615.yaml
> @@ -0,0 +1,191 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/pci/qcom,qps615.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Qualcomm QPS615 PCIe switch
> +
> +maintainers:
> + - Krishna chaitanya chundru <quic_krichai@quicinc.com>
> +
> +description: |
> + Qualcomm QPS615 PCIe switch has one upstream and three downstream
> + ports. The 3rd downstream port has integrated endpoint device of
> + Ethernet MAC. Other two downstream ports are supposed to connect
> + to external device.
> +
> + The QPS615 PCIe switch can be configured through I2C interface before
> + PCIe link is established to change FTS, ASPM related entry delays,
> + tx amplitude etc for better power efficiency and functionality.
> +
> +properties:
> + compatible:
> + enum:
> + - pci1179,0623
> +
> + reg:
> + maxItems: 1
> +
> + qcom,qps615-controller:
and now I see that you totally ignored comments. Repeating the same over
and over is a waste of time.
<form letter>
This is a friendly reminder during the review process.
It seems my or other reviewer's previous comments were not fully
addressed. Maybe the feedback got lost between the quotes, maybe you
just forgot to apply it. Please go back to the previous discussion and
either implement all requested changes or keep discussing them.
Thank you.
</form letter>
Best regards,
Krzysztof
next prev parent reply other threads:[~2024-08-04 8:56 UTC|newest]
Thread overview: 77+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-03 3:22 [PATCH v2 0/8] PCI: Enable Power and configure the QPS615 PCIe switch Krishna chaitanya chundru
2024-08-03 3:22 ` [PATCH v2 1/8] dt-bindings: PCI: Add binding for qps615 Krishna chaitanya chundru
2024-08-03 4:33 ` Rob Herring (Arm)
2024-08-03 11:00 ` Dmitry Baryshkov
2024-08-05 4:16 ` Krishna Chaitanya Chundru
2024-08-04 8:53 ` Krzysztof Kozlowski
2024-08-05 4:11 ` Krishna Chaitanya Chundru
2024-08-05 5:14 ` Krzysztof Kozlowski
2024-08-05 5:26 ` Krishna Chaitanya Chundru
2024-08-05 5:28 ` Krzysztof Kozlowski
2024-08-05 5:57 ` Krishna Chaitanya Chundru
2024-08-05 14:43 ` Krzysztof Kozlowski
2024-08-22 14:16 ` Manivannan Sadhasivam
2024-08-23 9:01 ` Krzysztof Kozlowski
2024-08-23 9:44 ` Manivannan Sadhasivam
2024-08-23 13:51 ` Krzysztof Kozlowski
2024-08-23 15:11 ` Manivannan Sadhasivam
2024-08-05 17:07 ` Bjorn Andersson
2024-08-05 17:18 ` Krzysztof Kozlowski
2024-08-08 12:01 ` Manivannan Sadhasivam
2024-08-08 12:13 ` Krzysztof Kozlowski
2024-08-08 12:41 ` Manivannan Sadhasivam
2024-08-08 13:06 ` Krzysztof Kozlowski
2024-08-08 13:29 ` Manivannan Sadhasivam
2024-08-22 14:09 ` Manivannan Sadhasivam
2024-08-23 9:06 ` Krzysztof Kozlowski
2024-08-23 9:40 ` Manivannan Sadhasivam
2024-08-04 8:56 ` Krzysztof Kozlowski [this message]
2024-08-05 4:02 ` Krishna Chaitanya Chundru
2024-08-05 5:12 ` Krzysztof Kozlowski
2024-08-05 5:33 ` Krishna Chaitanya Chundru
2024-08-05 16:39 ` Bjorn Andersson
2024-08-05 16:58 ` Krzysztof Kozlowski
2024-08-03 3:22 ` [PATCH v2 2/8] dt-bindings: trivial-devices: Add qcom,qps615 Krishna chaitanya chundru
2024-08-04 8:50 ` Krzysztof Kozlowski
2024-08-05 4:11 ` Krishna Chaitanya Chundru
2024-08-03 3:22 ` [PATCH v2 3/8] arm64: dts: qcom: qcs6490-rb3gen2: Add node for qps615 Krishna chaitanya chundru
2024-08-04 8:54 ` Krzysztof Kozlowski
2024-08-05 4:14 ` Krishna Chaitanya Chundru
2024-09-09 11:29 ` Caleb Connolly
2024-09-09 11:51 ` Krishna Chaitanya Chundru
2024-09-09 12:54 ` Dmitry Baryshkov
2024-08-03 3:22 ` [PATCH v2 4/8] PCI: Change the parent to correctly represent pcie hierarchy Krishna chaitanya chundru
2024-08-06 19:07 ` Bjorn Helgaas
2024-08-06 20:06 ` Bartosz Golaszewski
2024-08-13 19:15 ` Bartosz Golaszewski
2024-08-22 19:28 ` Bjorn Helgaas
2024-08-22 20:01 ` Bartosz Golaszewski
2024-08-22 21:13 ` Bjorn Helgaas
2024-08-23 8:30 ` Manivannan Sadhasivam
2024-08-23 8:31 ` Bartosz Golaszewski
2024-08-23 7:23 ` Manivannan Sadhasivam
2024-08-03 3:22 ` [PATCH v2 5/8] PCI: Add new start_link() & stop_link function ops Krishna chaitanya chundru
2024-08-03 3:22 ` [PATCH v2 6/8] PCI: dwc: Add support for new pci function op Krishna chaitanya chundru
2024-08-03 3:22 ` [PATCH v2 7/8] PCI: qcom: Add support for host_stop_link() & host_start_link() Krishna chaitanya chundru
2024-08-06 19:12 ` Bjorn Helgaas
2024-09-02 6:51 ` Krishna Chaitanya Chundru
2024-09-02 18:32 ` Dmitry Baryshkov
2024-08-03 3:22 ` [PATCH v2 8/8] PCI: pwrctl: Add power control driver for qps615 Krishna chaitanya chundru
2024-08-03 11:34 ` Dmitry Baryshkov
2024-08-05 6:14 ` Krishna Chaitanya Chundru
2024-08-08 3:30 ` Dmitry Baryshkov
2024-09-02 7:12 ` Krishna Chaitanya Chundru
2024-09-02 7:20 ` Dmitry Baryshkov
2024-09-02 8:31 ` Krishna Chaitanya Chundru
2024-09-02 10:12 ` Dmitry Baryshkov
2024-09-02 10:47 ` Krishna Chaitanya Chundru
2024-09-02 18:37 ` Dmitry Baryshkov
2024-10-17 15:47 ` Krishna Chaitanya Chundru
2024-10-17 16:24 ` Dmitry Baryshkov
2024-08-03 10:56 ` [PATCH v2 0/8] PCI: Enable Power and configure the QPS615 PCIe switch Dmitry Baryshkov
2024-08-05 4:19 ` Krishna Chaitanya Chundru
2024-08-04 8:57 ` Krzysztof Kozlowski
2024-08-05 4:18 ` Krishna Chaitanya Chundru
2024-08-05 4:34 ` Krishna Chaitanya Chundru
2024-08-05 15:00 ` Rob Herring (Arm)
2024-08-06 15:24 ` Ilpo Järvinen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0cdaa0b2-ae50-40a1-abbb-7a6702d54ad5@kernel.org \
--to=krzk@kernel.org \
--cc=andersson@kernel.org \
--cc=bartosz.golaszewski@linaro.org \
--cc=bhelgaas@google.com \
--cc=brgl@bgdev.pl \
--cc=conor+dt@kernel.org \
--cc=cros-qcom-dts-watchers@chromium.org \
--cc=devicetree@vger.kernel.org \
--cc=jingoohan1@gmail.com \
--cc=konrad.dybcio@linaro.org \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_krichai@quicinc.com \
--cc=quic_vbadigan@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox