From: Alexander Stein <alexander.stein@ew.tq-group.com>
To: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>, Frank Li <Frank.Li@nxp.com>,
Sascha Hauer <s.hauer@pengutronix.de>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
Christoph Niedermaier <cniedermaier@dh-electronics.com>,
Marek Vasut <marex@denx.de>, Russell King <linux@armlinux.org.uk>,
Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, kernel@dh-electronics.com,
linux@ew.tq-group.com,
Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Subject: Re: [PATCH 08/12] arm64: dts: imx8mm: Use undeprecated reset-gpios
Date: Thu, 12 Mar 2026 13:15:26 +0100 [thread overview]
Message-ID: <10169374.T7Z3S40VBb@steina-w> (raw)
In-Reply-To: <20260311-dts-snps-reset-gpios-v1-8-ea1cc09fba84@oss.qualcomm.com>
Am Mittwoch, 11. März 2026, 17:08:04 CET schrieb Krzysztof Kozlowski:
> Freescale i.MX6 PCIe host controller bindings through referenced
> snps,dw-pcie-common.yaml schema already document "reset-gpios", just
> like Linux kernel did for a long time. Use the preferred form over
> "reset-gpio" deprecated since commit 42694f9f6407 ("dt-bindings: PCI:
> add snps,dw-pcie.yaml") in 2021.
>
> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
> ---
> arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts | 2 +-
> arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi | 2 +-
> 17 files changed, 17 insertions(+), 17 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi
> index ea1d5b9c6bae..5642139ebaec 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi
> @@ -301,7 +301,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 21 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk_gated>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts
> index 472c584fb3bd..6a874f3ec22a 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts
> @@ -919,7 +919,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcieclk 0>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi
> index 8be44eaf4e1e..31052ca1971e 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi
> @@ -533,7 +533,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 21 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi
> index 299752aa8277..7eca9127bb9e 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi
> @@ -209,7 +209,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio5 21 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio5 21 GPIO_ACTIVE_LOW>;
> fsl,max-link-speed = <1>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, <&clk IMX8MM_CLK_PCIE1_CTRL>;
> assigned-clock-rates = <10000000>, <250000000>;
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts b/arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts
> index 370558a8ba46..e5b8415dbe0f 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts
> @@ -137,7 +137,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio3 20 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>;
> status = "okay";
> };
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts b/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts
> index 6043e7d16306..0165ae04c6ae 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts
> @@ -205,7 +205,7 @@ &pcie0 {
> assigned-clock-rates = <10000000>, <250000000>;
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie>;
> - reset-gpio = <&gpio4 9 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 9 GPIO_ACTIVE_LOW>;
> status = "okay";
> };
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts b/arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts
> index 2ecc8b3c67da..a5f3dfe06a4a 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts
> @@ -182,7 +182,7 @@ &pcie0 {
> assigned-clock-rates = <10000000>, <100000000>, <250000000>;
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie>;
> - reset-gpio = <&gpio3 22 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
> status = "okay";
> };
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts b/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts
> index 8dcc5cbcb8f6..ce785b103a57 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts
> @@ -90,7 +90,7 @@ &pcie_phy {
>
> /* PCIe slot on X36 */
> &pcie0 {
> - reset-gpio = <&expander0 14 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&expander0 14 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcieclk 3>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi
> index 320806d3d073..bb441fd4aa23 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi
> @@ -122,7 +122,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 6 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi
> index 266038fbbef9..184fdfb26cd5 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi
> @@ -147,7 +147,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 6 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi
> index 2aa6c1090fc7..1e84c365b2cf 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi
> @@ -167,7 +167,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 6 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi
> index 53004c4a13aa..e0982b4cb663 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi
> @@ -152,7 +152,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 6 GPIO_ACTIVE_LOW>;
> status = "okay";
> };
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts
> index 272c2b223d16..a31bd864c022 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts
> @@ -726,7 +726,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio5 2 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts
> index 468c7e993c52..4c839dfa3ce0 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts
> @@ -626,7 +626,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio4 5 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio4 5 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts
> index 636daa3d6ca2..ea67654c9ded 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts
> @@ -559,7 +559,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio5 11 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts
> index 99572961d9e1..7028d028657a 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts
> @@ -623,7 +623,7 @@ &pcie_phy {
> &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> - reset-gpio = <&gpio5 11 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;
> clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
> <&clk IMX8MM_CLK_PCIE1_AUX>;
> assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> index 1594ce9182a5..3b656f8a81b6 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> @@ -672,7 +672,7 @@ &pcie0 {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> /* PCIE_1_RESET# (SODIMM 244) */
> - reset-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>;
> + reset-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
> };
>
> &pcie_phy {
>
>
--
TQ-Systems GmbH | Mühlstraße 2, Gut Delling | 82229 Seefeld, Germany
Amtsgericht München, HRB 105018
Geschäftsführer: Detlef Schneider, Rüdiger Stahl, Stefan Schneider
http://www.tq-group.com/
next prev parent reply other threads:[~2026-03-12 12:15 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-11 16:07 [PATCH 00/12] arm64: dts: nxp: Use undeprecated reset-gpios Krzysztof Kozlowski
2026-03-11 16:07 ` [PATCH 01/12] ARM: dts: imx6dl: " Krzysztof Kozlowski
2026-03-11 16:07 ` [PATCH 02/12] ARM: dts: imx6q: " Krzysztof Kozlowski
2026-03-11 16:07 ` [PATCH 03/12] ARM: dts: imx6qdl: " Krzysztof Kozlowski
2026-03-12 12:14 ` Alexander Stein
2026-03-11 16:08 ` [PATCH 04/12] ARM: dts: imx6qp: " Krzysztof Kozlowski
2026-03-11 16:08 ` [PATCH 05/12] ARM: dts: imx6xp: " Krzysztof Kozlowski
2026-03-11 16:45 ` Fabio Estevam
2026-03-11 16:08 ` [PATCH 06/12] ARM: dts: imx7d: " Krzysztof Kozlowski
2026-03-12 12:14 ` Alexander Stein
2026-03-12 14:50 ` Max Merchel
2026-03-11 16:08 ` [PATCH 07/12] arm64: dts: imx8: " Krzysztof Kozlowski
2026-03-12 12:14 ` Alexander Stein
2026-03-12 14:49 ` Max Merchel
2026-03-12 16:11 ` Krzysztof Kozlowski
2026-03-11 16:08 ` [PATCH 08/12] arm64: dts: imx8mm: " Krzysztof Kozlowski
2026-03-12 12:15 ` Alexander Stein [this message]
2026-03-11 16:08 ` [PATCH 09/12] arm64: dts: imx8mp: " Krzysztof Kozlowski
2026-03-11 16:08 ` [PATCH 10/12] arm64: dts: imx8mq: " Krzysztof Kozlowski
2026-03-12 12:15 ` Alexander Stein
2026-03-11 16:08 ` [PATCH 11/12] arm64: dts: imx8qm-mek: " Krzysztof Kozlowski
2026-03-11 16:08 ` [PATCH 12/12] arm64: dts: imx95: " Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=10169374.T7Z3S40VBb@steina-w \
--to=alexander.stein@ew.tq-group.com \
--cc=Frank.Li@nxp.com \
--cc=cniedermaier@dh-electronics.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=imx@lists.linux.dev \
--cc=kernel@dh-electronics.com \
--cc=kernel@pengutronix.de \
--cc=krzk+dt@kernel.org \
--cc=krzysztof.kozlowski@oss.qualcomm.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=linux@ew.tq-group.com \
--cc=marex@denx.de \
--cc=robh@kernel.org \
--cc=s.hauer@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox