Re: [discuss] [patch] x86_64: align and pad x86_64 GDT on page boundary

[Rohit Seth <rohit.seth@intel.com>]

On Thu, 2005-12-08 at 13:55 -0800, Ravikiran G Thirumalai wrote:
> On Thu, Dec 08, 2005 at 09:15:18PM +0100, Andi Kleen wrote:
> > On Thu, Dec 08, 2005 at 11:42:32AM -0800, Ravikiran G Thirumalai
> wrote:
> > > 
> > > -   .align  L1_CACHE_BYTES
> > > +   /* zero the remaining page */
> > > +   .fill PAGE_SIZE / 8 - GDT_ENTRIES,8,0
> > > +  
> > >  ENTRY(idt_table)  
> >
> > Why can't the IDT not be shared with the GDT page? It should be
> mostly
> > read only right and putting r-o data on that page should be ok,
> right?
> 
> Yes, you are right.  This should not have been a problem. 
> Some people reported this symbol (cpu_gdt) though.  Will have to go
> back and
> check.

IIRC, Zach's patches for gdt alignment, moved the gdts from per_cpu data
structure to each secondary CPU dynamically allocating page for its gdt.
This was mainly to address the excessive cost in virtualized
environments of sharing the gdt page with other RW items in per_cpu_data
structure.  I think the padding was because xen does not like sharing
gdt page with anything else...

I agree that if no other constraint is there then IDT could be moved
into the same page.

-rohit