From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753152AbbFPCfS (ORCPT ); Mon, 15 Jun 2015 22:35:18 -0400 Received: from mail-bn1on0053.outbound.protection.outlook.com ([157.56.110.53]:58752 "EHLO na01-bn1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1750772AbbFPCe7 (ORCPT ); Mon, 15 Jun 2015 22:34:59 -0400 X-Greylist: delayed 43100 seconds by postgrey-1.27 at vger.kernel.org; Mon, 15 Jun 2015 22:34:59 EDT Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; vger.kernel.org; dkim=none (message not signed) header.d=none; From: Punnaiah Choudary Kalluri To: , , , , , , , , CC: , , , , , , "Punnaiah Choudary Kalluri" Subject: [PATCH v3 1/2] Documentation: dt: Add Xilinx zynqmp dma device tree binding documentation Date: Tue, 16 Jun 2015 08:04:42 +0530 Message-ID: <1434422083-8653-1-git-send-email-punnaia@xilinx.com> X-Mailer: git-send-email 1.7.4 X-RCIS-Action: ALLOW X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.0.0.1202-21614.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1;BN1AFFO11FD016;1:SUaCMEcyNdkl7akD7QlF3PGP5dIAol1mLFy1t0qFq3wF0OX7T1lwyhN7gC+Tly0Jf/pd3/YaHOVz0VRWPiDkMn+VOuGV4tlbHSNvlNWYboTIh3mu0DWqvaQT+oMbNpsoiDRXI7qBPgPtz1Rpo8+yJSMWttUTQy5RuXEMKiJyXYXsPg3WbwJvcGCEi6vtksBE3Y1oWhhgfAs45qKvGPurk87QlOEWFzN9y8SxWP+NRhsBV9c7brosSkpd4eDsMFltAGm106sfUZrcG+CdNlmr/WJLoE+wSw7FxGDK5Z/bcNEThTcRqfal953hiTovql/chufBo4Xit4ykpp+CGU9uzI/ORduIOUnuQ/v+5uygZig= X-Forefront-Antispam-Report: CIP:149.199.60.100;CTRY:US;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(438002)(189002)(199003)(36386004)(33646002)(77156002)(86362001)(87936001)(50226001)(46102003)(47776003)(19580395003)(5001960100002)(92566002)(45336002)(62966003)(5001770100001)(107886002)(42186005)(106466001)(19580405001)(50466002)(229853001)(52956003)(2201001)(48376002)(551934003)(189998001)(103686003)(46386002)(50986999)(36756003)(6806004)(107986001)(90966001)(4001430100001);DIR:OUT;SFP:1101;SCL:1;SRVR:BN1AFFO11HUB012;H:xsj-pvapsmtpgw02;FPR:;SPF:Pass;MLV:sfv;MX:1;A:1;LANG:en; MIME-Version: 1.0 Content-Type: text/plain X-Microsoft-Exchange-Diagnostics: 1;BN1AFFO11HUB012;2:+Oz5K0Knp1mbiIlDnfOFgqU9qETdg6pi0jZZkZZhk1f5PrZkT0Od7yysHmIri9fY;2:Gm2WsYhtf45LiDm9zj1l49vKjdG2jSXxBNSkbTlQk2kwqExy7GMJp2OL7BBcfmbWmdLCN+0e4a7QH6WvgXdSqtldmvh7VxT6wnbeaasQGxdvYLqO+u73c09G6NY/fMNtVaIrNvfvV5Kgqpsi2wNV95n0BkZACI/N/qPFZIiuRd9UeKA1Z4RWWJ9pam1uO9Qn8V0L45ZkJ+TQrNkOfQcKgoah/jNoRRuqyKW4dwSFqgRFGTYOmPDicTpqIeV4jil/;6:YC/ohe0AKOv6v3pqlayLCSoDnQGTs65Pg5mEna5C8moZd+IPsEodalD/MUL+O3PMyg2Vszd73gq6rKSCBjbbqHM8Xh4z4/fe6fiJBMaJWk5x23zNMSuk4MssiwAMR6WHgIj0GevQKxeeevbp5tYnkt6tzgP49irtZlpDlE/2YUE7wqIqgVFN7S3hbJ6UDhfmnjILRuln1lg9vZ1/ugEQexL1MfvijZOXBrJJhl1zJyqVh8dcp0Dr1ic8gNB5IQnJ68V8AewLKHeF7py72I9RrbMn9KkFn7ru6I/YeiJAar6iezz7Tujjgo+OZZkpBysInDpZ9ML8fwjolqgLjXQoS9Loln29yN8iOxHpIMnkC02rciqerbCPcDXtBP4ZWFuZxm1NlefgGmUa3YnUTw8E1tM/+Nkw9tncF6cvqF57qvJaY7guLmfsbf1sE4+/+Kjz5B3yIMN2JU5t4KMXoQEn3ING1ycFY2T6MQIeLb8b32amzxRjS/xnOoO2k+kQL2Kw X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN1AFFO11HUB012; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004)(5005006)(520003)(3002001);SRVR:BN1AFFO11HUB012;BCL:0;PCL:0;RULEID:;SRVR:BN1AFFO11HUB012; X-Microsoft-Exchange-Diagnostics: 1;BN1AFFO11HUB012;3:a8Mq5kkTlwCJwl4xLFNcN99OjcbNkHtghFe27OZyTcR+jHpvhuwcUm2YHag8C/uKDcw2kusYXfJ5LKupGnxl/4Nof4OT2YhV3st4qdQ855Be7rvBlJNr9qQuSEOfXpKUPEpDdcGW60UTkZ1vHjRkEts4JM4tmTYGoTSJHibG4316nWPrYNalhRjb3mvz+Bp/inBA9Bc/Sk/HxIvwD/ipUKfqKrYAH3RwasfwvmjNQIzGonVQJnQOHjCgNLHS7kqAQ23TDGyhddxD96ykOt4/g2tXszX4c1nTyhBGApkiYEIxLSfbrBxjhISGPxnOe0GU X-Forefront-PRVS: 06098A2863 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;BN1AFFO11HUB012;9:CcI9NmR15tY+1Ag4djnYGApAZXfV4y3RTxcgTdpf?= =?us-ascii?Q?LwDYAJdBQaUcROiX94tKW4S8yYWWDzG4RrVOK3bU+fwH+CvR9iQXWaE/Dag/?= =?us-ascii?Q?1ylCMn09pkvhMeD9KIekP4AKbLaMVFuX453LHhugT0CVldWvvT1TCb607aI2?= =?us-ascii?Q?setjLF4WMahWKjNe2L3zyJt+F1TUdbH3hMDnPFoKwaopunM1E+X1yAbOl3kd?= =?us-ascii?Q?I/J+Jn/kQI9qruvxhCHz68iQ09LhBPTo39Q6Z27llBBTdiDlEi2/IKSJBuam?= =?us-ascii?Q?SNPMsuQz3e6rJUuIWwSv7AGrRugmIwJ7WVOqT45h6COvk8HHCTd61m4b2X1D?= =?us-ascii?Q?84ngdG8TH0VVjhtuQ4c+NaA9qtKukAvImuCzB2tDyEizrBccTPnTfljOk+y3?= =?us-ascii?Q?TuMnLts6qvDVE0LYP8REfVogA9GI8TQ7jOKs18nvlkT8OnZ2K6K8qtl0CiKa?= =?us-ascii?Q?wElcZh3KK5gXsvcylDhYBIDwSkLpkCuvXEw5PbQAqCNBBRNVm4ZzSZwI3N20?= =?us-ascii?Q?88hpdv5ck6uVGHavZzs4GkZ3CDkaQJWJacFWb9zYZevus1w5/d/Cj9JQ6QIg?= =?us-ascii?Q?MD9fQDnA5M/v7T/PKS/CSOCbkZe+cYOkjz0KhW9MlMu7XFa5OvatKJ9tedio?= =?us-ascii?Q?FhjjI8/p+wJWZQLbP4HsYPQN5dVwVPTl6vzLzncjgJCq/rSN8JxqYzlZaYK0?= =?us-ascii?Q?7mx6ebS3qdQDkNxQLnRHRAk3UtSuG02ubbzNhKkIof23Sy3L25jdgTxOyE33?= =?us-ascii?Q?y14QJhq0xUuCyu6tcy+e+ka8pke+kY+ZCmTFg/3mEcXQUAoSn5igBvylIpdZ?= =?us-ascii?Q?oFyBiMf8WLKRJYSQxszdgls3bE4/aV9gwI2X/bBTl5G3ziv9p2JjmaI9jI8t?= =?us-ascii?Q?xjWGZrkPtP3hQzXNwTwLgBcYuhFAQllDXvYyyOF+VFTg7PWVePttg++Zq6cN?= =?us-ascii?Q?iUs6yA43GgyzpShGjmtFJV5YRYfkfJCe3ZaO1aFmbQ=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1;BN1AFFO11HUB012;3:h0Wv9KHNS3JQSVHbbep5S+i5L5ZODy+g7LHe0GGwYFZdX+1FU0va+YhKWYrdsV00+kfolKFxS/filGyq8hYB7JeFTWJd87XBbfM9UixDEmB17OIAT+NA9gDdct9Kpfmjl11vDn1QpRG5y8uuSLLcxA==;10:TqXcevbUJHx1p3r06NncGb9CdEMe2I0C1OX4SLdapyakfIhtx8CLANP5b2X7QwhBHq9XyPjaYiN6tofbUPouU9IsoCSNqtaaksoys7sYK7A= X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Jun 2015 02:34:57.7030 (UTC) X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.100];Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN1AFFO11HUB012 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Device-tree binding documentation for Xilinx zynqmp dma engine used in Zynq UltraScale+ MPSoC. Signed-off-by: Punnaiah Choudary Kalluri --- Changes in v3: - None Changes in v2: - None --- .../devicetree/bindings/dma/xilinx/zynqmp_dma.txt | 61 ++++++++++++++++++++ 1 files changed, 61 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt diff --git a/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt new file mode 100644 index 0000000..e4f92b9 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt @@ -0,0 +1,61 @@ +Xilinx ZynqMP DMA engine, it does support memory to memory transfers, +memory to device and device to memory transfers. It also has flow +control and rate control support for slave/peripheral dma access. + +Required properties: +- compatible: Should be "xlnx,zynqmp-dma-1.0" +- #dma-cells: Should be <1>, a single cell holding a line request number +- reg: Memory map for module access +- interrupt-parent: Interrupt controller the interrupt is routed through +- interrupts: Should contain DMA channel interrupt +- xlnx,bus-width: AXI buswidth in bits. Should contain 128 or 64 + +Optional properties: +- xlnx,include-sg: Indicates the controller to operate in simple or scatter + gather dma mode +- xlnx,ratectrl: Scheduling interval in terms of clock cycles for + source AXI transaction +- xlnx,overfetch: Tells whether the channel is allowed to over fetch the data +- xlnx,src-issue: Number of AXI outstanding transactions on source side +- xlnx,desc-axi-cohrnt: Tells whether the AXI transactions generated for the + descriptor read are marked Non-coherent +- xlnx,src-axi-cohrnt: Tells whether the AXI transactions generated for the + source descriptor payload are marked Non-coherent +- xlnx,dst-axi-cohrnt: Tells whether the AXI transactions generated for the + dst descriptor payload are marked Non-coherent +- xlnx,desc-axi-qos: AXI QOS bits to be used for descriptor fetch +- xlnx,src-axi-qos: AXI QOS bits to be used for data read +- xlnx,dst-axi-qos: AXI QOS bits to be used for data write +- xlnx,desc-axi-cache: AXI cache bits to be used for descriptor fetch. +- xlnx,desc-axi-cache: AXI cache bits to be used for data read +- xlnx,desc-axi-cache: AXI cache bits to be used for data write +- xlnx,src-burst-len: AXI length for data read. Support only power of 2 values + i.e 1,2,4,8 and 16 +- xlnx,dst-burst-len: AXI length for data write. Support only power of 2 values + i.e 1,2,4,8 and 16 + +Example: +++++++++ +fpd_dma_chan1: dma@FD500000 { + compatible = "xlnx,zynqmp-dma-1.0"; + reg = <0x0 0xFD500000 0x1000>; + #dma_cells = <1>; + interrupt-parent = <&gic>; + interrupts = <0 117 4>; + xlnx,bus-width = <128>; + xlnx,include-sg; + xlnx,overfetch; + xlnx,ratectrl = <0>; + xlnx,src-issue = <16>; + xlnx,desc-axi-cohrnt; + xlnx,src-axi-cohrnt; + xlnx,dst-axi-cohrnt; + xlnx,desc-axi-qos = <0>; + xlnx,desc-axi-cache = <0>; + xlnx,src-axi-qos = <0>; + xlnx,src-axi-cache = <2>; + xlnx,dst-axi-qos = <0>; + xlnx,dst-axi-cache = <2>; + xlnx,src-burst-len = <4>; + xlnx,dst-burst-len = <4>; +}; -- 1.7.4