From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755591AbcAYIdM (ORCPT ); Mon, 25 Jan 2016 03:33:12 -0500 Received: from mail-bn1bon0068.outbound.protection.outlook.com ([157.56.111.68]:12932 "EHLO na01-bn1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751458AbcAYIdI (ORCPT ); Mon, 25 Jan 2016 03:33:08 -0500 Authentication-Results: spf=none (sender IP is 165.204.84.221) smtp.mailfrom=amd.com; alien8.de; dkim=none (message not signed) header.d=none;alien8.de; dmarc=permerror action=none header.from=amd.com; X-WSS-ID: 0O1I2EW-07-FHH-02 X-M-MSG: From: Huang Rui To: Borislav Petkov , Peter Zijlstra , "Ingo Molnar" , Andy Lutomirski , "Thomas Gleixner" , Robert Richter , Jacob Shin , John Stultz , =?UTF-8?q?Fr=C3=A9d=C3=A9ric=20Weisbecker?= CC: , , , Guenter Roeck , Andreas Herrmann , Suravee Suthikulpanit , Aravind Gopalakrishnan , Borislav Petkov , "Fengguang Wu" , Aaron Lu , Huang Rui Subject: [PATCH v3] perf/x86/amd/power: Add AMD accumulated power reporting mechanism Date: Mon, 25 Jan 2016 16:32:03 +0800 Message-ID: <1453710723-1616-1-git-send-email-ray.huang@amd.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-EOPAttributedMessage: 0 X-Forefront-Antispam-Report: CIP:165.204.84.221;CTRY:US;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(2980300002)(428002)(164054003)(189002)(199003)(15975445007)(77096005)(551984002)(229853001)(1096002)(1220700001)(11100500001)(5008740100001)(50986999)(106466001)(105586002)(586003)(5003600100002)(97736004)(5001770100001)(48376002)(189998001)(101416001)(47776003)(19580395003)(19580405001)(2906002)(50466002)(53416004)(4326007)(87936001)(36756003)(5003940100001)(50226001)(33646002)(86362001)(92566002)(2004002);DIR:OUT;SFP:1101;SCL:1;SRVR:SN1PR12MB0720;H:atltwp01.amd.com;FPR:;SPF:None;PTR:InfoDomainNonexistent;MX:1;A:1;LANG:en; X-Microsoft-Exchange-Diagnostics: 1;SN1PR12MB0720;2:7+WSiyQfS9ElYUE32kdf6b6qKo3bVZvYwTbEcNmQhu6sHDdEdFpxCYfxAUnpP3awwesJUtiTNN8NZJ6INnJbpJxpX9siFiqBn0PmK+AyW5cIwEWI5Iqr3j+7o50Ym7NmjV6G7lXhoNsN/2W2X7vSEQ==;3:wEWgeeLZGvfUTLg3hjiVtyyoYTgPE3Vp3yyulJb3I1we+vnugSdF5FEYiY0FnlQYRtwTzzZiYItSaYtoW2lYUhK+tPVu5ZMQYM69PKGzCZaM7mWNUWbiNam/Z5YL2OuJKNWFkY4jjbxGkChvk2aS9ikbfxRod8ueryGQfCa/uKcUpkfu+BxHWJNu/2mV9ahHWN7azbVj6so92rTFrBomL0MTnSCwx9vCyVwM78mbGLY=;25:ZBW6X+NdwwnU2jEP9y8IdVSwiShEidbuBHPdbxBmIsLh8Bxo0wbNy0eLW2gOTyUyEsJerFujSsgHlkJxkDs0Wk89CvP3PCgikjWILuES/4GIvtwAwGXU8n6W508xO9dGZu4+uw57mETFLnEVeu7y52c9KjItk5RAkZ4Voqec9HeCEf+t7XsSI0aaMfDyCZXXxwsKFFS13lEW0UAVrNrDb/hQV847ds56wbJ42IXA5kZeBMEIZZFILk8oMSlgFlf8 X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:SN1PR12MB0720; X-MS-Office365-Filtering-Correlation-Id: 3e17af8d-5a5e-49f3-4769-08d325622208 X-Microsoft-Exchange-Diagnostics: 1;SN1PR12MB0720;20:wbDs1p1awd6kJwHAzBKTUKDIS6Dvj+Nl3hw2bQqHnBceH2D8DcjXANvcmE7iioDfmNsGMFautBAX+FqKAvb4oiOxNv29deuL6oEidVwf+M/XX0udX4gqtgrlBPguEh8yzm7DolizLvqQPnAnBnCU0AKpfoi5Qtd/z+LXsyqGl7pjjvTYgS8v/G6p5TqXdVpej+XyRK7rj1FXubQukwJv0yNX6EHb0lDQ06Y1xYBnL+qOCYBMcXiVe56tXRR8Om/1iU73xLVWbnKUOKwrhANPLtn0n+Z0whfeCSJTjB3qyFx7HTwzDKlNGjBMK1uYykDFpd51JD27lgHF/hK1j3AnG8BTdueU7mJIoCfL1/VTp0wX8VkzSU/M6OPpcCLq1k0G3faR+Lkjr8VFqwC+TbezKVU4xaqXZ6/MB7xDht2D4f6bPIcTueSP1K//76JpX6uXzx/bZbB/lmNSnK2iuIZmCV0XW8NWvJ8y9SPJJP5qU38giQyZlG9m4xoAZOvfoyyo X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(767451399110); X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004)(2401047)(13024025)(520078)(13018025)(13015025)(13017025)(13023025)(8121501046)(5005006)(3002001)(10201501046);SRVR:SN1PR12MB0720;BCL:0;PCL:0;RULEID:;SRVR:SN1PR12MB0720; X-Microsoft-Exchange-Diagnostics: 1;SN1PR12MB0720;4:JkNdi277ejJ+39/M2xbfhmXvr+2geLD1NZ7KcqzVSAz0x/r+8ggwm/zyP7XZR3qXxLAEjLQDMsMKLp0FWes5/5XYKILD4twxiNra9Jz2bQ2x5jb9CBqm8d/kquRcZGDyZ3j8diwd9wBXw0UuHhRiY4nJ5idg9eoxzoRvKU5qGz7YE0JQcwP4u6XwKyxL4WGW0Tg8x/NcB+I2mj6RUVQPMW6AN8WnmPl9cAJSqwIATu7Lzte+nzZhguGYMlsk+3HTBcuiRg2fAvnycQR++zb+Q/Fi8wlqxSSUMcN41YyRcnd7O1zVjhftArrXu4J3J859VQ16ZL7HYePIN/OVCtiBNvP0Fk/iStCZR6ygiGuC+KD7u4m7WRgVghE2fjxAIGWCJqgO5DKRb+CD71Hnl8eocImeC0tX79cMDUgrjPJvW8/6ayR7Zljfc2twTVUfeIPgsHLeleciSHzcXhFOL7VdSRT7hIV7zqIKE1O7nvKHOj+86+PRYQjkTRmY1Earwd1285NY713iaYb0PRj1hgPcDA== X-Forefront-PRVS: 083289FD26 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;SN1PR12MB0720;23:U2G+ar7z6onlfnLlKCDAKgIlEswfxf2m1x69PLI0h?= =?us-ascii?Q?nHNDqBaEqqf0cxlVB5Nnkys15zATkVqnlfzoBepAFLexSt1MulQJGSr2jGsZ?= =?us-ascii?Q?cUaKAGaZ0KYzaKHtRq7WwYiKXx6BGdX0C/8PCMMRGgdwhYhvPZ88pnRzrH6x?= =?us-ascii?Q?swPwYrOpDNZfmBY7DmpdWJttgg0N9bbbqvC41PUhczX4ys8hbDzwloNUuDSu?= =?us-ascii?Q?tdG/JJRHn0RkTMeKH7xpHhR/G9B9WnHk+OLmDYjBRA0cDQ1L7+ja9uZwNKNS?= =?us-ascii?Q?SB1e0Iac13ZEMRBqMQzzIR4EUDJNXhl9fpWHEqIi5V6+2KDrd2eIamyYW4qP?= =?us-ascii?Q?QN4HlW3alrYH15P3BK2ELUf2ICo9hGlJJnQqbLvOx0/IrkUQGaLNSi9be4bE?= =?us-ascii?Q?f+5rdXEXbBO2moG/1wDIv2tzTSrQOk1nuMsrCSgV6siDRRn7DdpbojaVBd4J?= =?us-ascii?Q?yMMaXTnxj4MLzFJ/+pfixYQrSFDUw/aiHRJX8z2WGUBxPorwj7jd5HriDbBY?= =?us-ascii?Q?nF4vjkbqN7v8UbmniVRm5w9Uh+mhRp+hkwQr+QHAwGC3fb3prouiIL+y9hkv?= =?us-ascii?Q?wN6QXWPiWQRmeRjnjxKu+xCdz2B+JBwRlSwm7riaZhynzMoZUPPMe1dhL6XY?= =?us-ascii?Q?5czcPSsBDQMu9m/05MwiGZUWYFwvnhPV6PuiPLJ67fzv7arMVTTgfzN8mXZm?= =?us-ascii?Q?bP26UA9lTvHySPeP+qjaqa1I12oFeR87SbIHSycDcWBlI3KYpQI87ub3VlDI?= =?us-ascii?Q?lfcnkmdEKNijM0mbi+ufCnCHZuc7vPfG2CRfIOalMyEf9e03SaJvZ1OLGubb?= =?us-ascii?Q?N5jlLsgXvf/HH9NP+Hv6NOTuot9ZwHayeIUSX6L7/bkhFT7M8p9EO95DZOnK?= =?us-ascii?Q?P5U2kfcjbdBFgCtkKYuYJ1iZX0uS7VF0qlCxqcgk9QK8F0Tp8D9eOGN9gcHX?= =?us-ascii?Q?2JbL9ZdWI1HY1i6k5lirXI5JXzvyhpoQByNzM6zP7oPOowR/mELPcPfDqEws?= =?us-ascii?Q?8F6GPJkO89vLoMsaM9KIY6fARf8AOhLPfJ1paiNoO2kUx9J2V7Mdt7eAql+s?= =?us-ascii?Q?nieXT4=3D?= X-Microsoft-Exchange-Diagnostics: 1;SN1PR12MB0720;5:FW6dBZuPZlPdr484N9GOS3DLIC+0LghfZ73XyJn2tMKXM6c45XBZ+3Hj/vxVE9gJJlKioDjC/3Hs5A2K5pIB6lRwn/icuZ2bNzGmOOHV+/YFvIP+JoM64O59oijxjLUFQh30xZSOXyH0fMCfgZF8cw==;24:kW4ENhw8pq2K4c3UWZxW54GuXSB1sPBhIhF2Z9UriB0yHc3XClef2d+qe43ksAMkcI/cFyB5107TnJcKdgRkJjEP+xWow/AaQuoBShAWxhk=;20:7bDfEJakPhRfEVESqS9lZu7EQ84b5+Ece27GpEqHFY3BbYcJl2PLNkblcXxhGCHlr45FWJ9owpbSL9XICNFHsnNjrOVAvleEJ/GwCL/nn4D6jWyUNb5gdlOgTH6Psw6Os1fDw3ixc2a8I8ijcDO4Hnw/EisKewJj1Zh27CD48JpZHUpsqKJdHnzhz9qVbvXn83c51Y04ByTX3Aj3V/U866+4tnApSooiKCjiBay6kgFRr8FOxyupKr85sIp7cvMl SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Jan 2016 08:32:57.7987 (UTC) X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.221];Helo=[atltwp01.amd.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR12MB0720 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Introduce an AMD accumlated power reporting mechanism for Carrizo (Family 15h, Model 60h) processor that should be used to calculate the average power consumed by a processor during a measurement interval. The feature of accumulated power mechanism is indicated by CPUID Fn8000_0007_EDX[12]. --------------------------------------------------------------------- * Tsample: compute unit power accumulator sample period * Tref: the PTSC counter period * PTSC: performance timestamp counter * N: the ratio of compute unit power accumulator sample period to the PTSC period * Jmax: max compute unit accumulated power which is indicated by MaxCpuSwPwrAcc MSR C001007b * Jx/Jy: compute unit accumulated power which is indicated by CpuSwPwrAcc MSR C001007a * Tx/Ty: the value of performance timestamp counter which is indicated by CU_PTSC MSR C0010280 * PwrCPUave: CPU average power i. Determine the ratio of Tsample to Tref by executing CPUID Fn8000_0007. N = value of CPUID Fn8000_0007_ECX[CpuPwrSampleTimeRatio[15:0]]. ii. Read the full range of the cumulative energy value from the new MSR MaxCpuSwPwrAcc. Jmax = value returned. iii. At time x, SW reads CpuSwPwrAcc MSR and samples the PTSC. Jx = value read from CpuSwPwrAcc and Tx = value read from PTSC. iv. At time y, SW reads CpuSwPwrAcc MSR and samples the PTSC. Jy = value read from CpuSwPwrAcc and Ty = value read from PTSC. v. Calculate the average power consumption for a compute unit over time period (y-x). Unit of result is uWatt. if (Jy < Jx) // Rollover has occurred Jdelta = (Jy + Jmax) - Jx else Jdelta = Jy - Jx PwrCPUave = N * Jdelta * 1000 / (Ty - Tx) ---------------------------------------------------------------------- This feature will be implemented both on hwmon and perf that discussed in mail list before. At current design, it provides one event to report per package/processor power consumption by counting each compute unit power value. Simple example: root@hr-zp:/home/ray/tip# ./tools/perf/perf stat -a -e 'power/power-pkg/' make -j4 CHK include/config/kernel.release CHK include/generated/uapi/linux/version.h CHK include/generated/utsrelease.h CHK include/generated/timeconst.h CHK include/generated/bounds.h CHK include/generated/asm-offsets.h CALL scripts/checksyscalls.sh CHK include/generated/compile.h SKIPPED include/generated/compile.h Building modules, stage 2. Kernel: arch/x86/boot/bzImage is ready (#40) MODPOST 4225 modules Performance counter stats for 'system wide': 183.44 mWatts power/power-pkg/ 341.837270111 seconds time elapsed root@hr-zp:/home/ray/tip# ./tools/perf/perf stat -a -e 'power/power-pkg/' sleep 10 Performance counter stats for 'system wide': 0.18 mWatts power/power-pkg/ 10.012551815 seconds time elapsed Reference: http://lkml.kernel.org/r/20150831160622.GA29830@nazgul.tnic Suggested-by: Peter Zijlstra Suggested-by: Ingo Molnar Suggested-by: Borislav Petkov Signed-off-by: Huang Rui Cc: Guenter Roeck --- Hi, This series of patches introduces the perf implementation of accumulated power reporting algorithm. It will calculate the average power consumption for the processor. The CPU feature flag is CPUID.8000_0007H:EDX[12]. Changes from v1 -> v2: - Add a patch to fix the build issue which is reported by kbuild test robot. Changes from v2 -> v3: - Use raw_spinlock_t instead of spinlock_t, because it need meet the -rt mode use case. - Use topology_sibling_cpumask to make the cpumask operation easier. Thanks, Rui --- arch/x86/kernel/cpu/Makefile | 1 + arch/x86/kernel/cpu/perf_event_amd_power.c | 505 +++++++++++++++++++++++++++++ 2 files changed, 506 insertions(+) create mode 100644 arch/x86/kernel/cpu/perf_event_amd_power.c diff --git a/arch/x86/kernel/cpu/Makefile b/arch/x86/kernel/cpu/Makefile index 5803130..97f3413 100644 --- a/arch/x86/kernel/cpu/Makefile +++ b/arch/x86/kernel/cpu/Makefile @@ -34,6 +34,7 @@ obj-$(CONFIG_PERF_EVENTS) += perf_event.o ifdef CONFIG_PERF_EVENTS obj-$(CONFIG_CPU_SUP_AMD) += perf_event_amd.o perf_event_amd_uncore.o +obj-$(CONFIG_CPU_SUP_AMD) += perf_event_amd_power.o ifdef CONFIG_AMD_IOMMU obj-$(CONFIG_CPU_SUP_AMD) += perf_event_amd_iommu.o endif diff --git a/arch/x86/kernel/cpu/perf_event_amd_power.c b/arch/x86/kernel/cpu/perf_event_amd_power.c new file mode 100644 index 0000000..a4ab93e --- /dev/null +++ b/arch/x86/kernel/cpu/perf_event_amd_power.c @@ -0,0 +1,505 @@ +/* + * Performance events - AMD Processor Power Reporting Mechanism + * + * Copyright (C) 2016 Advanced Micro Devices, Inc. + * + * Author: Huang Rui + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#include +#include +#include +#include +#include "perf_event.h" + +#define MSR_F15H_CU_PWR_ACCUMULATOR 0xc001007a +#define MSR_F15H_CU_MAX_PWR_ACCUMULATOR 0xc001007b +#define MSR_F15H_PTSC 0xc0010280 + +/* + * event code: LSB 8 bits, passed in attr->config + * any other bit is reserved + */ +#define AMD_POWER_EVENT_MASK 0xFFULL + +#define MAX_CUS 8 + +/* + * Acc power status counters + */ +#define AMD_POWER_PKG_ID 0 +#define AMD_POWER_EVENTSEL_PKG 1 + +/* + * the ratio of compute unit power accumulator sample period to the + * PTSC period + */ +static unsigned int cpu_pwr_sample_ratio; +static unsigned int cores_per_cu; +static unsigned int cu_num; + +/* maximum accumulated power of a compute unit */ +static u64 max_cu_acc_power; + +struct power_pmu { + raw_spinlock_t lock; + struct list_head active_list; + struct pmu *pmu; /* pointer to power_pmu_class */ + local64_t cpu_sw_pwr_ptsc; + /* + * These two cpumasks is used for avoiding the allocations on + * CPU_STARTING phase. Because power_cpu_prepare will be + * called on IRQs disabled status. + */ + cpumask_var_t mask; + cpumask_var_t tmp_mask; +}; + +static struct pmu pmu_class; + +/* + * Accumulated power is to measure the sum of each compute unit's + * power consumption. So it picks only one core from each compute unit + * to get the power with MSR_F15H_CU_PWR_ACCUMULATOR. The cpu_mask + * represents CPU bit map of all cores which are picked to measure the + * power for the compute units that they belong to. + */ +static cpumask_t cpu_mask; + +static DEFINE_PER_CPU(struct power_pmu *, amd_power_pmu); + +static u64 event_update(struct perf_event *event, struct power_pmu *pmu) +{ + struct hw_perf_event *hwc = &event->hw; + u64 prev_raw_count, new_raw_count, prev_ptsc, new_ptsc; + u64 delta, tdelta; + +again: + prev_raw_count = local64_read(&hwc->prev_count); + prev_ptsc = local64_read(&pmu->cpu_sw_pwr_ptsc); + rdmsrl(event->hw.event_base, new_raw_count); + rdmsrl(MSR_F15H_PTSC, new_ptsc); + + if (local64_cmpxchg(&hwc->prev_count, prev_raw_count, + new_raw_count) != prev_raw_count) { + cpu_relax(); + goto again; + } + + /* + * calculate the power comsumption for each compute unit over + * a time period, the unit of final value (delta) is + * micro-Watts. Then add it into event count. + */ + if (new_raw_count < prev_raw_count) { + delta = max_cu_acc_power + new_raw_count; + delta -= prev_raw_count; + } else + delta = new_raw_count - prev_raw_count; + + delta *= cpu_pwr_sample_ratio * 1000; + tdelta = new_ptsc - prev_ptsc; + + do_div(delta, tdelta); + local64_add(delta, &event->count); + + return new_raw_count; +} + +static void __pmu_event_start(struct power_pmu *pmu, + struct perf_event *event) +{ + u64 ptsc, counts; + + if (WARN_ON_ONCE(!(event->hw.state & PERF_HES_STOPPED))) + return; + + event->hw.state = 0; + + list_add_tail(&event->active_entry, &pmu->active_list); + + rdmsrl(MSR_F15H_PTSC, ptsc); + local64_set(&pmu->cpu_sw_pwr_ptsc, ptsc); + rdmsrl(event->hw.event_base, counts); + local64_set(&event->hw.prev_count, counts); +} + +static void pmu_event_start(struct perf_event *event, int mode) +{ + struct power_pmu *pmu = __this_cpu_read(amd_power_pmu); + + raw_spin_lock(&pmu->lock); + __pmu_event_start(pmu, event); + raw_spin_unlock(&pmu->lock); +} + +static void pmu_event_stop(struct perf_event *event, int mode) +{ + struct power_pmu *pmu = __this_cpu_read(amd_power_pmu); + struct hw_perf_event *hwc = &event->hw; + + raw_spin_lock(&pmu->lock); + + /* mark event as deactivated and stopped */ + if (!(hwc->state & PERF_HES_STOPPED)) { + list_del(&event->active_entry); + hwc->state |= PERF_HES_STOPPED; + } + + /* check if update of sw counter is necessary */ + if ((mode & PERF_EF_UPDATE) && !(hwc->state & PERF_HES_UPTODATE)) { + /* + * Drain the remaining delta count out of a event + * that we are disabling: + */ + event_update(event, pmu); + hwc->state |= PERF_HES_UPTODATE; + } + + raw_spin_unlock(&pmu->lock); +} + +static int pmu_event_add(struct perf_event *event, int mode) +{ + struct power_pmu *pmu = __this_cpu_read(amd_power_pmu); + struct hw_perf_event *hwc = &event->hw; + + raw_spin_lock(&pmu->lock); + + hwc->state = PERF_HES_UPTODATE | PERF_HES_STOPPED; + + if (mode & PERF_EF_START) + __pmu_event_start(pmu, event); + + raw_spin_unlock(&pmu->lock); + + return 0; +} + +static void pmu_event_del(struct perf_event *event, int flags) +{ + pmu_event_stop(event, PERF_EF_UPDATE); +} + +static int pmu_event_init(struct perf_event *event) +{ + u64 cfg = event->attr.config & AMD_POWER_EVENT_MASK; + int bit, ret = 0; + + /* only look at AMD power events */ + if (event->attr.type != pmu_class.type) + return -ENOENT; + + /* unsupported modes and filters */ + if (event->attr.exclude_user || + event->attr.exclude_kernel || + event->attr.exclude_hv || + event->attr.exclude_idle || + event->attr.exclude_host || + event->attr.exclude_guest || + event->attr.sample_period) /* no sampling */ + return -EINVAL; + + if (cfg == AMD_POWER_EVENTSEL_PKG) + bit = AMD_POWER_PKG_ID; + else + return -EINVAL; + + event->hw.event_base = MSR_F15H_CU_PWR_ACCUMULATOR; + event->hw.config = cfg; + event->hw.idx = bit; + + return ret; +} + +static void pmu_event_read(struct perf_event *event) +{ + struct power_pmu *pmu = __this_cpu_read(amd_power_pmu); + + event_update(event, pmu); +} + +static ssize_t get_attr_cpumask(struct device *dev, + struct device_attribute *attr, char *buf) +{ + return cpumap_print_to_pagebuf(true, buf, &cpu_mask); +} + +static DEVICE_ATTR(cpumask, S_IRUGO, get_attr_cpumask, NULL); + +static struct attribute *pmu_attrs[] = { + &dev_attr_cpumask.attr, + NULL, +}; + +static struct attribute_group pmu_attr_group = { + .attrs = pmu_attrs, +}; + + +/* + * at current, it only supports to report the power of each + * processor/package + */ +EVENT_ATTR_STR(power-pkg, power_pkg, "event=0x01"); + +EVENT_ATTR_STR(power-pkg.unit, power_pkg_unit, "mWatts"); + +/* convert the count from micro-Watts to milli-Watts */ +EVENT_ATTR_STR(power-pkg.scale, power_pkg_scale, "1.000000e-3"); + + +static struct attribute *events_attr[] = { + EVENT_PTR(power_pkg), + EVENT_PTR(power_pkg_unit), + EVENT_PTR(power_pkg_scale), + NULL, +}; + +static struct attribute_group pmu_events_group = { + .name = "events", + .attrs = events_attr, +}; + +PMU_FORMAT_ATTR(event, "config:0-7"); + +static struct attribute *formats_attr[] = { + &format_attr_event.attr, + NULL, +}; + +static struct attribute_group pmu_format_group = { + .name = "format", + .attrs = formats_attr, +}; + +static const struct attribute_group *attr_groups[] = { + &pmu_attr_group, + &pmu_format_group, + &pmu_events_group, + NULL, +}; + +static struct pmu pmu_class = { + .attr_groups = attr_groups, + .task_ctx_nr = perf_invalid_context, /* system-wide only */ + .event_init = pmu_event_init, + .add = pmu_event_add, /* must have */ + .del = pmu_event_del, /* must have */ + .start = pmu_event_start, + .stop = pmu_event_stop, + .read = pmu_event_read, +}; + + +static int power_cpu_exit(int cpu) +{ + struct power_pmu *pmu = per_cpu(amd_power_pmu, cpu); + int ret = 0; + int target = nr_cpumask_bits; + + cpumask_copy(pmu->mask, topology_sibling_cpumask(cpu)); + + cpumask_clear_cpu(cpu, &cpu_mask); + cpumask_clear_cpu(cpu, pmu->mask); + + if (!cpumask_and(pmu->tmp_mask, pmu->mask, cpu_online_mask)) + goto out; + + /* + * find a new CPU on same compute unit, if was set in cpumask + * and still some CPUs on compute unit, then move to the new + * CPU + */ + target = cpumask_any(pmu->tmp_mask); + if (target < nr_cpumask_bits && target != cpu) + cpumask_set_cpu(target, &cpu_mask); + + WARN_ON(cpumask_empty(&cpu_mask)); + +out: + /* + * migrate events and context to new CPU + */ + if (target < nr_cpumask_bits) + perf_pmu_migrate_context(pmu->pmu, cpu, target); + + return ret; + +} + +static int power_cpu_init(int cpu) +{ + struct power_pmu *pmu = per_cpu(amd_power_pmu, cpu); + + if (pmu) + return 0; + + if (!cpumask_and(pmu->mask, topology_sibling_cpumask(cpu), + &cpu_mask)) + cpumask_set_cpu(cpu, &cpu_mask); + + return 0; +} + +static int power_cpu_prepare(int cpu) +{ + struct power_pmu *pmu = per_cpu(amd_power_pmu, cpu); + int phys_id = topology_physical_package_id(cpu); + int ret = 0; + + if (pmu) + return 0; + + if (phys_id < 0) + return -EINVAL; + + pmu = kzalloc_node(sizeof(*pmu), GFP_KERNEL, cpu_to_node(cpu)); + if (!pmu) + return -ENOMEM; + + if (!zalloc_cpumask_var(&pmu->mask, GFP_KERNEL)) { + ret = -ENOMEM; + goto out; + } + + if (!zalloc_cpumask_var(&pmu->tmp_mask, GFP_KERNEL)) { + ret = -ENOMEM; + goto out1; + } + + raw_spin_lock_init(&pmu->lock); + + INIT_LIST_HEAD(&pmu->active_list); + + pmu->pmu = &pmu_class; + + per_cpu(amd_power_pmu, cpu) = pmu; + + return 0; + +out1: + free_cpumask_var(pmu->mask); +out: + kfree(pmu); + + return ret; +} + +static void power_cpu_kfree(int cpu) +{ + struct power_pmu *pmu = per_cpu(amd_power_pmu, cpu); + + free_cpumask_var(pmu->mask); + free_cpumask_var(pmu->tmp_mask); + kfree(pmu); +} + +static int power_cpu_notifier(struct notifier_block *self, + unsigned long action, void *hcpu) +{ + unsigned int cpu = (long)hcpu; + + switch (action & ~CPU_TASKS_FROZEN) { + case CPU_UP_PREPARE: + if (power_cpu_prepare(cpu)) + return NOTIFY_BAD; + break; + case CPU_STARTING: + if (power_cpu_init(cpu)) + return NOTIFY_BAD; + break; + case CPU_ONLINE: + case CPU_DEAD: + power_cpu_kfree(cpu); + break; + case CPU_DOWN_PREPARE: + if (power_cpu_exit(cpu)) + return NOTIFY_BAD; + break; + default: + break; + } + + return NOTIFY_OK; +} + +static const struct x86_cpu_id cpu_match[] = { + { .vendor = X86_VENDOR_AMD, .family = 0x15 }, + {}, +}; + +static int __init amd_power_pmu_init(void) +{ + int i, ret; + u64 tmp; + + if (!x86_match_cpu(cpu_match)) + return 0; + + if (!boot_cpu_has(X86_FEATURE_ACC_POWER)) + return -ENODEV; + + cores_per_cu = amd_get_cores_per_cu(); + cu_num = boot_cpu_data.x86_max_cores / cores_per_cu; + + if (WARN_ON_ONCE(cu_num > MAX_CUS)) + return -EINVAL; + + cpu_pwr_sample_ratio = cpuid_ecx(0x80000007); + + if (rdmsrl_safe(MSR_F15H_CU_MAX_PWR_ACCUMULATOR, &tmp)) { + pr_err("Failed to read max compute unit power accumulator MSR\n"); + return -ENODEV; + } + max_cu_acc_power = tmp; + + cpu_notifier_register_begin(); + + /* + * Choose the one online core of each compute unit + */ + for (i = 0; i < boot_cpu_data.x86_max_cores; i += cores_per_cu) { + /* WARN_ON for empty CU masks */ + WARN_ON(cpumask_empty(topology_sibling_cpumask(i))); + cpumask_set_cpu(cpumask_any(topology_sibling_cpumask(i)), + &cpu_mask); + } + + for_each_present_cpu(i) { + ret = power_cpu_prepare(i); + if (ret) { + /* unwind on [0 ... i-1] CPUs */ + while (i--) + power_cpu_kfree(i); + goto out; + } + ret = power_cpu_init(i); + if (ret) { + /* unwind on [0 ... i] CPUs */ + while (i >= 0) + power_cpu_kfree(i--); + goto out; + } + } + + __perf_cpu_notifier(power_cpu_notifier); + + ret = perf_pmu_register(&pmu_class, "power", -1); + if (WARN_ON(ret)) { + pr_warn("AMD Power PMU registration failed\n"); + goto out; + } + + pr_info("AMD Power PMU detected, %d compute units\n", cu_num); + +out: + cpu_notifier_register_done(); + + return ret; +} +device_initcall(amd_power_pmu_init); -- 1.9.1