RE: [PATCH v3 0/6] clk: zynqmp: Extend and fix zynqmp clock driver

Rajan Vaja
2020-01-16T11:41:35Z

Hi Stephen,

Could please let us know if you have comment on this patch series?

Thanks,
Rajan

> -----Original Message-----
> From: Michal Simek <michal.simek@xilinx.com>
> Sent: 12 December 2019 08:50 PM
> To: Rajan Vaja <RAJANV@xilinx.com>; mturquette@baylibre.com;
> sboyd@kernel.org; robh+dt@kernel.org; mark.rutland@arm.com; Michal Simek
> <michals@xilinx.com>; Jolly Shah <JOLLYS@xilinx.com>;
> m.tretter@pengutronix.de; gustavo@embeddedor.com; Tejas Patel
> <TEJASP@xilinx.com>; Nava kishore Manne <navam@xilinx.com>; mdf@kernel.org
> Cc: linux-clk@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; linux-arm-kernel@lists.infradead.org
> Subject: Re: [PATCH v3 0/6] clk: zynqmp: Extend and fix zynqmp clock driver
>
> On 05. 12. 19 7:35, Rajan Vaja wrote:
> > ZynqMP clock driver can be used for Versal platform also. Add support
> > for Versal platform in ZynqMP clock driver.
> >
> > Also this patch series fixes divider calculation and adds support for get
> > maximum divider, clock with CLK_DIVIDER_POWER_OF_TWO flag and warn user
> if
> > clock users are more than allowed.
> >
> > Rajan Vaja (5):
> > dt-bindings: clock: Add bindings for versal clock driver
> > clk: zynqmp: Extend driver for versal
> > clk: zynqmp: Warn user if clock user are more than allowed
> > clk: zynqmp: Add support for get max divider
> > clk: zynqmp: Fix divider calculation
> >
> > Tejas Patel (1):
> > clk: zynqmp: Add support for clock with CLK_DIVIDER_POWER_OF_TWO flag
> >
> > .../devicetree/bindings/clock/xlnx,versal-clk.yaml | 64 +++++++++++
> > drivers/clk/zynqmp/clkc.c | 3 +-
> > drivers/clk/zynqmp/divider.c | 118 +++++++++++++++++++-
> > drivers/clk/zynqmp/pll.c | 6 +-
> > drivers/firmware/xilinx/zynqmp.c | 2 +
> > include/dt-bindings/clock/xlnx-versal-clk.h | 123 +++++++++++++++++++++
> > include/linux/firmware/xlnx-zynqmp.h | 2 +
> > 7 files changed, 310 insertions(+), 8 deletions(-)
> > create mode 100644 Documentation/devicetree/bindings/clock/xlnx,versal-
> clk.yaml
> > create mode 100644 include/dt-bindings/clock/xlnx-versal-clk.h
> >
>
> That firmware changes looks good. That's why feel free to add my
> Acked-by: Michal Simek <michal.simek@xilinx.com>
> to that patches.
> If you want me to take it via my tree please let me know.
>
> Thanks,
> Michal