The Linux Kernel Mailing List
 help / color / mirror / Atom feed
From: "irqchip-bot for Lorenzo Pieralisi" <tip-bot2@linutronix.de>
To: linux-kernel@vger.kernel.org
Cc: Lorenzo Pieralisi <lpieralisi@kernel.org>,
	Marc Zyngier <maz@kernel.org>,
	Thomas Gleixner <tglx@linutronix.de>
Subject: [irqchip: irq/irqchip-next] PCI/MSI: Add pci_msi_map_rid_ctlr_node() helper function
Date: Tue, 08 Jul 2025 18:20:23 -0000	[thread overview]
Message-ID: <175199882378.406.5689367628653201552.tip-bot2@tip-bot2> (raw)
In-Reply-To: <20250703-gicv5-host-v7-25-12e71f1b3528@kernel.org>

The following commit has been merged into the irq/irqchip-next branch of irqchip:

Commit-ID:     cd0ec59affb1f31347170bbafadb9c5cc716bca9
Gitweb:        https://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms/cd0ec59affb1f31347170bbafadb9c5cc716bca9
Author:        Lorenzo Pieralisi <lpieralisi@kernel.org>
AuthorDate:    Thu, 03 Jul 2025 12:25:15 +02:00
Committer:     Marc Zyngier <maz@kernel.org>
CommitterDate: Tue, 08 Jul 2025 18:35:52 +01:00

PCI/MSI: Add pci_msi_map_rid_ctlr_node() helper function

IRQchip drivers need a PCI/MSI function to map a RID to a MSI
controller deviceID namespace and at the same time retrieve the
struct device_node pointer of the MSI controller the RID is mapped
to.

Add pci_msi_map_rid_ctlr_node() to achieve this purpose.

Cc  Bjorn Helgaas <bhelgaas@google.com>

Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
Reviewed-by: Marc Zyngier <maz@kernel.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20250703-gicv5-host-v7-25-12e71f1b3528@kernel.org
Signed-off-by: Marc Zyngier <maz@kernel.org>
---
 drivers/pci/msi/irqdomain.c | 20 ++++++++++++++++++++
 include/linux/msi.h         |  1 +
 2 files changed, 21 insertions(+)

diff --git a/drivers/pci/msi/irqdomain.c b/drivers/pci/msi/irqdomain.c
index c051527..8a6e80d 100644
--- a/drivers/pci/msi/irqdomain.c
+++ b/drivers/pci/msi/irqdomain.c
@@ -428,6 +428,26 @@ u32 pci_msi_domain_get_msi_rid(struct irq_domain *domain, struct pci_dev *pdev)
 }
 
 /**
+ * pci_msi_map_rid_ctlr_node - Get the MSI controller node and MSI requester id (RID)
+ * @pdev:	The PCI device
+ * @node:	Pointer to store the MSI controller device node
+ *
+ * Use the firmware data to find the MSI controller node for @pdev.
+ * If found map the RID and initialize @node with it. @node value must
+ * be set to NULL on entry.
+ *
+ * Returns: The RID.
+ */
+u32 pci_msi_map_rid_ctlr_node(struct pci_dev *pdev, struct device_node **node)
+{
+	u32 rid = pci_dev_id(pdev);
+
+	pci_for_each_dma_alias(pdev, get_msi_id_cb, &rid);
+
+	return of_msi_xlate(&pdev->dev, node, rid);
+}
+
+/**
  * pci_msi_get_device_domain - Get the MSI domain for a given PCI device
  * @pdev:	The PCI device
  *
diff --git a/include/linux/msi.h b/include/linux/msi.h
index 6863540..a418e26 100644
--- a/include/linux/msi.h
+++ b/include/linux/msi.h
@@ -705,6 +705,7 @@ struct irq_domain *pci_msi_create_irq_domain(struct fwnode_handle *fwnode,
 					     struct msi_domain_info *info,
 					     struct irq_domain *parent);
 u32 pci_msi_domain_get_msi_rid(struct irq_domain *domain, struct pci_dev *pdev);
+u32 pci_msi_map_rid_ctlr_node(struct pci_dev *pdev, struct device_node **node);
 struct irq_domain *pci_msi_get_device_domain(struct pci_dev *pdev);
 #else /* CONFIG_PCI_MSI */
 static inline struct irq_domain *pci_msi_get_device_domain(struct pci_dev *pdev)

  reply	other threads:[~2025-07-08 18:20 UTC|newest]

Thread overview: 99+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-07-03 10:24 [PATCH v7 00/31] Arm GICv5: Host driver implementation Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 01/31] dt-bindings: interrupt-controller: Add Arm GICv5 Lorenzo Pieralisi
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 02/31] arm64/sysreg: Add GCIE field to ID_AA64PFR2_EL1 Lorenzo Pieralisi
2025-07-03 15:57   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 03/31] arm64/sysreg: Add ICC_PPI_PRIORITY<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:58   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 04/31] arm64/sysreg: Add ICC_ICSR_EL1 Lorenzo Pieralisi
2025-07-03 15:58   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 05/31] arm64/sysreg: Add ICC_PPI_HMR<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:58   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 06/31] arm64/sysreg: Add ICC_PPI_ENABLER<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:58   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 07/31] arm64/sysreg: Add ICC_PPI_{C/S}ACTIVER<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:59   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 08/31] arm64/sysreg: Add ICC_PPI_{C/S}PENDR<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:59   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 09/31] arm64/sysreg: Add ICC_CR0_EL1 Lorenzo Pieralisi
2025-07-03 15:59   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 10/31] arm64/sysreg: Add ICC_PCR_EL1 Lorenzo Pieralisi
2025-07-03 16:00   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 11/31] arm64/sysreg: Add ICC_IDR0_EL1 Lorenzo Pieralisi
2025-07-03 16:01   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 12/31] arm64/sysreg: Add ICH_HFGRTR_EL2 Lorenzo Pieralisi
2025-07-03 16:02   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 13/31] arm64/sysreg: Add ICH_HFGWTR_EL2 Lorenzo Pieralisi
2025-07-03 16:02   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 14/31] arm64/sysreg: Add ICH_HFGITR_EL2 Lorenzo Pieralisi
2025-07-03 16:02   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 15/31] arm64: Disable GICv5 read/write/instruction traps Lorenzo Pieralisi
2025-07-03 16:03   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 16/31] arm64: cpucaps: Rename GICv3 CPU interface capability Lorenzo Pieralisi
2025-07-03 16:03   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 17/31] arm64: cpucaps: Add GICv5 CPU interface (GCIE) capability Lorenzo Pieralisi
2025-07-03 16:04   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 18/31] arm64: smp: Support non-SGIs for IPIs Lorenzo Pieralisi
2025-07-03 16:04   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Marc Zyngier
2025-07-15 14:10   ` [PATCH v7 18/31] " Breno Leitao
2025-07-15 14:34     ` Lorenzo Pieralisi
2025-07-15 16:07       ` Lorenzo Pieralisi
2025-07-15 16:14         ` Breno Leitao
2025-07-03 10:25 ` [PATCH v7 19/31] arm64: Add support for GICv5 GSB barriers Lorenzo Pieralisi
2025-07-03 16:04   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 20/31] irqchip/gic-v5: Add GICv5 PPI support Lorenzo Pieralisi
2025-07-03 16:05   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 21/31] irqchip/gic-v5: Add GICv5 IRS/SPI support Lorenzo Pieralisi
2025-07-03 16:07   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 22/31] irqchip/gic-v5: Add GICv5 LPI/IPI support Lorenzo Pieralisi
2025-07-03 16:07   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-08-07 11:52   ` [PATCH v7 22/31] " Jinjie Ruan
2025-08-07 13:51     ` Lorenzo Pieralisi
2025-08-08  1:20       ` Jinjie Ruan
2025-08-08  8:19         ` Lorenzo Pieralisi
2025-08-08  8:48           ` Jinjie Ruan
2025-07-03 10:25 ` [PATCH v7 23/31] irqchip/gic-v5: Enable GICv5 SMP booting Lorenzo Pieralisi
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 24/31] of/irq: Add of_msi_xlate() helper function Lorenzo Pieralisi
2025-07-03 14:52   ` Rob Herring
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 25/31] PCI/MSI: Add pci_msi_map_rid_ctlr_node() " Lorenzo Pieralisi
2025-07-08 18:20   ` irqchip-bot for Lorenzo Pieralisi [this message]
2025-07-03 10:25 ` [PATCH v7 26/31] irqchip/gic-v3: Rename GICv3 ITS MSI parent Lorenzo Pieralisi
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 27/31] irqchip/msi-lib: Add IRQ_DOMAIN_FLAG_FWNODE_PARENT handling Lorenzo Pieralisi
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 28/31] irqchip/gic-v5: Add GICv5 ITS support Lorenzo Pieralisi
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 29/31] irqchip/gic-v5: Add GICv5 IWB support Lorenzo Pieralisi
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 30/31] docs: arm64: gic-v5: Document booting requirements for GICv5 Lorenzo Pieralisi
2025-07-03 16:08   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 31/31] arm64: Kconfig: Enable GICv5 Lorenzo Pieralisi
2025-07-03 16:09   ` Catalin Marinas
2025-07-08 18:20   ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 15:47 ` [PATCH v7 00/31] Arm GICv5: Host driver implementation Jonathan Cameron
2025-07-04 10:01   ` Lorenzo Pieralisi
2025-07-08 18:18 ` Marc Zyngier

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=175199882378.406.5689367628653201552.tip-bot2@tip-bot2 \
    --to=tip-bot2@linutronix.de \
    --cc=linux-kernel@vger.kernel.org \
    --cc=lpieralisi@kernel.org \
    --cc=maz@kernel.org \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox