From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S933639AbcHJUwx (ORCPT <rfc822;w@1wt.eu>);
	Wed, 10 Aug 2016 16:52:53 -0400
Received: from mout.kundenserver.de ([212.227.126.187]:58561 "EHLO
	mout.kundenserver.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S933035AbcHJUwt (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Wed, 10 Aug 2016 16:52:49 -0400
From: Arnd Bergmann <arnd@arndb.de>
To: Masahiro Yamada <yamada.masahiro@socionext.com>
Cc: arm@kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Rob Herring <robh+dt@kernel.org>, Will Deacon <will.deacon@arm.com>,
        Mark Rutland <mark.rutland@arm.com>,
        Catalin Marinas <catalin.marinas@arm.com>,
        linux-arm-kernel@lists.infradead.org
Subject: Re: [Urgent PATCH] arm64: dts: uniphier: fix IRQ trigger type of ARMv8 timer
Date: Wed, 10 Aug 2016 22:52:13 +0200
Message-ID: <1769666.3m3onKVFl3@wuerfel>
User-Agent: KMail/5.1.3 (Linux/4.4.0-31-generic; KDE/5.18.0; x86_64; ; )
In-Reply-To: <1470039140-3801-1-git-send-email-yamada.masahiro@socionext.com>
References: <1470039140-3801-1-git-send-email-yamada.masahiro@socionext.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 7Bit
Content-Type: text/plain; charset="us-ascii"
X-Provags-ID: V03:K0:Adu4DNzgedba9F+XaFr8fE/XXETdWHvSt0FjhGaFaK5jlfJGvy/
 148RqdRSGO4cW+oMPh6oE3nrXtnP93EDRX6qxAkytM+L5bWGVHPGHq+tRyUtRP9/4mzR3vS
 1bUg2y01DwuJqScqbRDyraChLU0Wwfp18rP1/R1ACHuid1sfpyBbqM0cpGcgLcHDSZsptgd
 UaFYy68z89uz2xSw+lakw==
X-UI-Out-Filterresults: notjunk:1;V01:K0:+ZV+VZM1sxs=:jrb8EMiqw/o9o8PTl/eWD2
 0nfAF1tQQSBhq9c56RKV4FNFuVi+xpDU7Vc+kjFUcUycxzmtImZNDHgkteKgbRYbHw0dQZLnA
 MRbmiQR/npj9k3TiDMKmhDyhIHfDqVR5BDVshIpk3oN5PnBb9uUMtG5fvYOLcURJO4f5u/Hl2
 9PKrKv/ci9mT1oBpZMKJObI43HBO6ERVu0FKZa3MmNjUxGNly0YJzAQi8KPbjWNc6JzRa+sPi
 n7o7Svp5z63l0v0KWea4yjqrcbTA9Q9SesgyUxY1lByHbRsAd+4A/wwCtSbjuM+8AKFy5IfiS
 1/LPL4mbx2OzWr4qcqDnMf6j0ntfNQrahTgqK+NziuKHmuWkRIESypsTvHRbn0+ydAK2e/dyx
 pDwlcNtYm4sJ4byHcUE9dtdtUNBqq2W97/udVZ4tfuMfOYn+Bl9KzvvNQJodrq4hx8jczglHA
 ccZJsyEpAYwZY35+Wwy4yyULbtc5YmChIAMCtCQVCKaXH/xRC5tIGtzT530BqRWij1Hz5560k
 aui706qJHV/ruJ6Rf+MpU2RDMyUtI+Lx4NoDmpFb3f4E9nkcXMO8PD9ditEjmK3FZo7269g7q
 wXd9/KDuLBMz4USMcRa/Q++/g2wpDYyHdhuH69cOk9dqpelvctCKGeA3dGPdvE59MIOBYLHAz
 33o//2/cu+BOKs2D9L+IaAoQ19LlelA3Eoh/T6fy5X3/FIo2R72RN1KYDUWRYoPDaiuHzIo1S
 VRaVRe5jZ7MgGWGo
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Monday, August 1, 2016 5:12:20 PM CEST Masahiro Yamada wrote:
> Since commit 1e2a7d78499e ("irqdomain: Don't set type when mapping
> an IRQ"), the interrupt type is strictly checked.  Without this
> patch, this board would not boot any more.
> 
> Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
> says that the 3rd cell should be either 1 (edge) or 4 (level)
> depending on the trigger type.  As the CA72 Generic Timer provides
> active-low interrupts, the value of the 3rd cell should be 4.
> 
> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
> Suggested-by: Marc Zyngier <marc.zyngier@arm.com>
> 

I've added it to the fixes branch now, sorry for the delay.

	Arnd