Re: Undo aic7xxx changes (now rc7+aic20030603)

Zwane Mwaikambo
2003-06-10T18:15:46Z

On Tue, 10 Jun 2003, Stephan von Krawczynski wrote:

> The controller used is the second aic7xxx. The 31 interrupts on CPU0 have
> occured before the test. This setup fails during verify (data corruption).
>
> I would say that the interrupt code of the aic in itself is therefore ok with
> SMP. If it were a SMP race condition inside the interrupt routine this test
> should have been ok (as only one CPU is used).

Thanks for verifying this, at least i know the problem isn't with
interrupt routing in your specific case.

Zwane
--
function.linuxpower.ca