Re: [PATCH] 2.6.1 tg3 DMA engine test failure

["David S. Miller" <davem@redhat.com>]

   From: Grant Grundler <grundler@parisc-linux.org>
   Date: Fri, 23 Jan 2004 18:36:14 -0700

   3) Broadcom engineer noted the meaning of DMA_RWCTRL_ASSERT_ALL_BE
      has changed for bcm570[34] and also advised against setting
      it on BCM570[01] chips. I'm just implementing his advice.
      Comment below spells out more details.

Setting this bit is absolutely required on many RISC PCI boxes, where
streaming mappings must have cacheline sized DMA transactions done
on them with all byte enables on.

In fact, since the later chips don't allow controlling this, some of
them cause streaming byte hole errors on sparc64 and other RISC
systems when they do cacheline sized DMA to streaming DMA mappings
with not all the byte enables on.

So I'm not going to add this part of your changes.