RE: [PATCH 29/29] ioat2, 3: cacheline align software descriptor allocations

Sosnowski, Maciej
2009-09-14T15:02:44Z

Williams, Dan J wrote:
> All the necessary fields for handling an ioat2,3 ring entry can fit into
> one cacheline. Move ->len prior to ->txd in struct ioat_ring_ent, and
> move allocation of these entries to a hw-cache-aligned kmem cache to
> reduce the number of cachelines dirtied for descriptor management.
>
> Signed-off-by: Dan Williams <dan.j.williams@intel.com>
> ---