From: Maxime Ripard <maxime.ripard@free-electrons.com>
To: Linus Walleij <linus.walleij@linaro.org>
Cc: Emilio Lopez <emilio@elopez.com.ar>,
kevin.z.m.zh@gmail.com, sunny@allwinnertech.com,
shuge@allwinnertech.com, linux-kernel@vger.kernel.org,
linux-sunxi@googlegroups.com,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCHv3 4/9] pinctrl: sunxi: Add Allwinner A20 pins set
Date: Mon, 19 Aug 2013 13:23:34 +0200 [thread overview]
Message-ID: <20130819112334.GK3173@lukather> (raw)
In-Reply-To: <20130812083319.GN2911@lukather>
[-- Attachment #1: Type: text/plain, Size: 980 bytes --]
On Mon, Aug 12, 2013 at 10:33:19AM +0200, Maxime Ripard wrote:
> Hi Linus,
>
> On Sun, Aug 04, 2013 at 11:58:45AM +0200, Maxime Ripard wrote:
> > The Allwinner A20 is pin-compatible with the older A10, so the two pin
> > set are quite similar. However, since the A20 has new features, we can't
> > just use the A10 pin set as is, and we need to define our own for the
> > A20.
>
> I'd like this to get merged in 3.12, do you have any comments on this
> patch?
>
> It's mostly just another round of pin sets additions for yet another
> SoC, like we already had a few times.
>
> Hopefully, it will be the end of it, unless if Allwinner release a new
> SoC.
>
> The only missing feature now is the gpio irq support for the A31 that
> had a slightly different interrupts handling. Anyway, this support will
> likely be in 3.13.
Ping again :)
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
[-- Attachment #2: Digital signature --]
[-- Type: application/pgp-signature, Size: 836 bytes --]
next prev parent reply other threads:[~2013-08-19 11:25 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-08-04 9:58 [PATCHv3 0/9] ARM: sunxi: Introduce Allwinner A20 support Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 1/9] " Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 2/9] ARM: sun7i: Add Allwinner A20 DTSI Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 3/9] ARM: sun7i: Add Olimex A20-Olinuxino-Micro support Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 4/9] pinctrl: sunxi: Add Allwinner A20 pins set Maxime Ripard
2013-08-12 8:33 ` Maxime Ripard
2013-08-19 11:23 ` Maxime Ripard [this message]
2013-08-21 21:46 ` Linus Walleij
2013-08-04 9:58 ` [PATCHv3 5/9] pinctrl: sunxi: Fix inconsistent indentation Maxime Ripard
2013-08-12 8:27 ` Maxime Ripard
2013-08-19 11:23 ` Maxime Ripard
2013-08-21 21:49 ` Linus Walleij
2013-08-21 21:54 ` Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 6/9] ARM: sun7i: Add the PIO controller node to the DTSI Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 7/9] ARM: sun7i: DT: Add UART muxing options " Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 8/9] ARM: sun7i: a20-olinuxino: Enable UARTs muxing Maxime Ripard
2013-08-04 9:58 ` [PATCHv3 9/9] ARM: sun7i: a20-olinuxino: Enable the user LED Maxime Ripard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20130819112334.GK3173@lukather \
--to=maxime.ripard@free-electrons.com \
--cc=emilio@elopez.com.ar \
--cc=kevin.z.m.zh@gmail.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=shuge@allwinnertech.com \
--cc=sunny@allwinnertech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox