Re: [PATCH 10/22] clk: sunxi: Add support for PLL6 pre-divider on AHB1 clock

Maxime Ripard
2014-05-25T19:45:38Z

[-- Attachment #1: Type: text/plain, Size: 566 bytes --]

On Fri, May 23, 2014 at 03:51:13PM +0800, Chen-Yu Tsai wrote:
> On the A31 and A23, the PLL6 input to the AHB1 clock has a 2 bit wide
> pre-divider. This was verified from the A23 user manual and A31/A23 SDK
> sources.
>
> Signed-off-by: Chen-Yu Tsai <wens@csie.org>

No, it should be part of the AHB1 clock code itself. It's internal
clock logic, isn't a clock per se, and as such, shouldn't be
reprensented as a separate clock.

Maxime

--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com

[-- Attachment #2: Digital signature --]
[-- Type: application/pgp-signature, Size: 819 bytes --]