From: Lee Jones <lee.jones@linaro.org>
To: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Cc: linux-kernel@vger.kernel.org,
Mika Westerberg <mika.westerberg@linux.intel.com>
Subject: Re: [PATCH v1 2/2] mfd: intel-lpss: use writeq() helper
Date: Sun, 20 Sep 2015 05:16:20 +0100 [thread overview]
Message-ID: <20150920041620.GD3039@x1> (raw)
In-Reply-To: <1442219568-14725-3-git-send-email-andriy.shevchenko@linux.intel.com>
On Mon, 14 Sep 2015, Andy Shevchenko wrote:
> There are already helper functions to do 64-bit I/O on 32-bit machines, thus we
> don't need to reinvent the wheel. In our case we can't use readq() / writeq()
> even on 64-bit kernel since there is a hardware limitation (OCP bus is a 32-bit
> bus).
>
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> ---
> drivers/mfd/intel-lpss.c | 12 ++++--------
> 1 file changed, 4 insertions(+), 8 deletions(-)
Applied, thanks.
> diff --git a/drivers/mfd/intel-lpss.c b/drivers/mfd/intel-lpss.c
> index fdf4d5c..001a7d7 100644
> --- a/drivers/mfd/intel-lpss.c
> +++ b/drivers/mfd/intel-lpss.c
> @@ -26,6 +26,8 @@
> #include <linux/pm_runtime.h>
> #include <linux/seq_file.h>
>
> +#include <asm-generic/io-64-nonatomic-lo-hi.h>
> +
> #include "intel-lpss.h"
>
> #define LPSS_DEV_OFFSET 0x000
> @@ -52,8 +54,7 @@
> #define LPSS_PRIV_SSP_REG 0x20
> #define LPSS_PRIV_SSP_REG_DIS_DMA_FIN BIT(0)
>
> -#define LPSS_PRIV_REMAP_ADDR_LO 0x40
> -#define LPSS_PRIV_REMAP_ADDR_HI 0x44
> +#define LPSS_PRIV_REMAP_ADDR 0x40
>
> #define LPSS_PRIV_CAPS 0xfc
> #define LPSS_PRIV_CAPS_NO_IDMA BIT(8)
> @@ -250,12 +251,7 @@ static void intel_lpss_set_remap_addr(const struct intel_lpss *lpss)
> {
> resource_size_t addr = lpss->info->mem->start;
>
> - writel(addr, lpss->priv + LPSS_PRIV_REMAP_ADDR_LO);
> -#if BITS_PER_LONG > 32
> - writel(addr >> 32, lpss->priv + LPSS_PRIV_REMAP_ADDR_HI);
> -#else
> - writel(0, lpss->priv + LPSS_PRIV_REMAP_ADDR_HI);
> -#endif
> + lo_hi_writeq(addr, lpss->priv + LPSS_PRIV_REMAP_ADDR);
> }
>
> static void intel_lpss_deassert_reset(const struct intel_lpss *lpss)
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
next prev parent reply other threads:[~2015-09-20 4:16 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-09-14 8:32 [PATCH v1 0/2] mfd: intel-lpss: fix a bug and clean up Andy Shevchenko
2015-09-14 8:32 ` [PATCH v1 1/2] mfd: intel-lpss: fix build error when !CONFIG_PM_SLEEP Andy Shevchenko
2015-09-20 4:16 ` Lee Jones
2015-09-14 8:32 ` [PATCH v1 2/2] mfd: intel-lpss: use writeq() helper Andy Shevchenko
2015-09-20 4:16 ` Lee Jones [this message]
2015-09-14 14:43 ` [PATCH v1 0/2] mfd: intel-lpss: fix a bug and clean up Mika Westerberg
2015-09-17 8:20 ` Andy Shevchenko
2015-09-17 13:12 ` Lee Jones
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150920041620.GD3039@x1 \
--to=lee.jones@linaro.org \
--cc=andriy.shevchenko@linux.intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox