From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754241AbbJPMtl (ORCPT <rfc822;w@1wt.eu>);
	Fri, 16 Oct 2015 08:49:41 -0400
Received: from mail-pa0-f44.google.com ([209.85.220.44]:33206 "EHLO
	mail-pa0-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753797AbbJPMti convert rfc822-to-8bit (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Fri, 16 Oct 2015 08:49:38 -0400
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 8BIT
To: Krzysztof Kozlowski <k.kozlowski@samsung.com>,
        "Tomeu Vizoso" <tomeu.vizoso@collabora.com>,
        linux-kernel@vger.kernel.org
From: Michael Turquette <mturquette@baylibre.com>
In-Reply-To: <56203AD3.2050905@samsung.com>
Cc: "Gustavo Padovan" <gustavo.padovan@collabora.co.uk>,
        "Javier Martinez Canillas" <javier@osg.samsung.com>,
        "Seung-Woo Kim" <sw0312.kim@samsung.com>,
        "Kukjin Kim" <kgene@kernel.org>, "Inki Dae" <inki.dae@samsung.com>,
        "Kyungmin Park" <kyungmin.park@samsung.com>,
        "Joonyoung Shim" <jy0922.shim@samsung.com>, devicetree@vger.kernel.org,
        "Stephen Boyd" <sboyd@codeaurora.org>,
        "Kumar Gala" <galak@codeaurora.org>,
        "Ian Campbell" <ijc+devicetree@hellion.org.uk>,
        linux-samsung-soc@vger.kernel.org,
        "Sylwester Nawrocki" <s.nawrocki@samsung.com>,
        "Pawel Moll" <pawel.moll@arm.com>, "Rob Herring" <robh+dt@kernel.org>,
        "Mark Rutland" <mark.rutland@arm.com>,
        "Tomasz Figa" <tomasz.figa@gmail.com>, linux-clk@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org
References: <1444905084-22540-1-git-send-email-tomeu.vizoso@collabora.com>
 <1444905084-22540-2-git-send-email-tomeu.vizoso@collabora.com>
 <56203AD3.2050905@samsung.com>
Message-ID: <20151016124935.20687.4394@quantum>
User-Agent: alot/0.3.6
Subject: Re: [PATCH v2 1/2] clk: samsung: exynos5250: Add DISP1 clocks
Date: Fri, 16 Oct 2015 05:49:35 -0700
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Quoting Krzysztof Kozlowski (2015-10-15 16:46:27)
> On 15.10.2015 19:31, Tomeu Vizoso wrote:
> > When the DISP1 power domain is powered off, there's two clocks that need
> > to be temporarily reparented to OSC, and back to their original parents
> > when the domain is powered on again.
> > 
> > We expose these two clocks in the DT bindings so that the DT node of the
> > power domain can reference them.
> > 
> > Signed-off-by: Tomeu Vizoso <tomeu.vizoso@collabora.com>
> > Acked-by: Stephen Boyd <sboyd@codeaurora.org>
> > ---
> > 
> > Changes in v2:
> > - Reuse mout_aclk200_p
> > - Rename div_aclk300 as div_aclk300_disp
> > 
> >  drivers/clk/samsung/clk-exynos5250.c   | 14 +++++++++++++-
> >  include/dt-bindings/clock/exynos5250.h |  4 +++-
> >  2 files changed, 16 insertions(+), 2 deletions(-)
> > 
> 
> Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>

Applied to clk-next.

Regards,
Mike

> 
> Best regards,
> Krzysztof
> 
>