* [PATCH v1 0/2] mfd: intel-lpss: support Intel Broxton
@ 2015-10-21 9:41 Andy Shevchenko
2015-10-21 9:41 ` [PATCH v1 1/2] mfd: lpss: Add Broxton ACPI IDs Andy Shevchenko
2015-10-21 9:41 ` [PATCH v1 2/2] mfd: lpss: Add Intel Broxton PCI IDs Andy Shevchenko
0 siblings, 2 replies; 5+ messages in thread
From: Andy Shevchenko @ 2015-10-21 9:41 UTC (permalink / raw)
To: Lee Jones, Mika Westerberg, linux-kernel; +Cc: Andy Shevchenko
Just IDs to MFD Intel LPSS driver for Intel Broxton SoC.
Lee, I think it can be added to the v4.4 queue if no objections.
Andy Shevchenko (1):
mfd: lpss: Add Intel Broxton PCI IDs
Mika Westerberg (1):
mfd: lpss: Add Broxton ACPI IDs
drivers/mfd/intel-lpss-acpi.c | 16 +++++++++++++++
drivers/mfd/intel-lpss-pci.c | 45 +++++++++++++++++++++++++++++++++++++++++++
2 files changed, 61 insertions(+)
--
2.6.1
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v1 1/2] mfd: lpss: Add Broxton ACPI IDs
2015-10-21 9:41 [PATCH v1 0/2] mfd: intel-lpss: support Intel Broxton Andy Shevchenko
@ 2015-10-21 9:41 ` Andy Shevchenko
2015-10-21 11:40 ` Lee Jones
2015-10-21 9:41 ` [PATCH v1 2/2] mfd: lpss: Add Intel Broxton PCI IDs Andy Shevchenko
1 sibling, 1 reply; 5+ messages in thread
From: Andy Shevchenko @ 2015-10-21 9:41 UTC (permalink / raw)
To: Lee Jones, Mika Westerberg, linux-kernel; +Cc: Mika Westerberg, Andy Shevchenko
From: Mika Westerberg <mika.westerberg@linux.intel.com>
Intel Broxton has the same LPSS block than Intel Sunrisepoint so add
Broxton ACPI IDs to the list.
Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
---
drivers/mfd/intel-lpss-acpi.c | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/drivers/mfd/intel-lpss-acpi.c b/drivers/mfd/intel-lpss-acpi.c
index 0d92d73..b6fd904 100644
--- a/drivers/mfd/intel-lpss-acpi.c
+++ b/drivers/mfd/intel-lpss-acpi.c
@@ -25,10 +25,26 @@ static const struct intel_lpss_platform_info spt_info = {
.clk_rate = 120000000,
};
+static const struct intel_lpss_platform_info bxt_info = {
+ .clk_rate = 100000000,
+};
+
+static const struct intel_lpss_platform_info bxt_i2c_info = {
+ .clk_rate = 133000000,
+};
+
static const struct acpi_device_id intel_lpss_acpi_ids[] = {
/* SPT */
{ "INT3446", (kernel_ulong_t)&spt_info },
{ "INT3447", (kernel_ulong_t)&spt_info },
+ /* BXT */
+ { "80860AAC", (kernel_ulong_t)&bxt_i2c_info },
+ { "80860ABC", (kernel_ulong_t)&bxt_info },
+ { "80860AC2", (kernel_ulong_t)&bxt_info },
+ /* APL */
+ { "80865AAC", (kernel_ulong_t)&bxt_i2c_info },
+ { "80865ABC", (kernel_ulong_t)&bxt_info },
+ { "80865AC2", (kernel_ulong_t)&bxt_info },
{ }
};
MODULE_DEVICE_TABLE(acpi, intel_lpss_acpi_ids);
--
2.6.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH v1 2/2] mfd: lpss: Add Intel Broxton PCI IDs
2015-10-21 9:41 [PATCH v1 0/2] mfd: intel-lpss: support Intel Broxton Andy Shevchenko
2015-10-21 9:41 ` [PATCH v1 1/2] mfd: lpss: Add Broxton ACPI IDs Andy Shevchenko
@ 2015-10-21 9:41 ` Andy Shevchenko
2015-10-21 11:40 ` Lee Jones
1 sibling, 1 reply; 5+ messages in thread
From: Andy Shevchenko @ 2015-10-21 9:41 UTC (permalink / raw)
To: Lee Jones, Mika Westerberg, linux-kernel; +Cc: Andy Shevchenko, Mika Westerberg
Intel Broxton has the same LPSS block than Intel Sunrisepoint so add
Broxton PCI IDs to the list.
Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
---
drivers/mfd/intel-lpss-pci.c | 45 ++++++++++++++++++++++++++++++++++++++++++++
1 file changed, 45 insertions(+)
diff --git a/drivers/mfd/intel-lpss-pci.c b/drivers/mfd/intel-lpss-pci.c
index 9236dff..5bfdfcc 100644
--- a/drivers/mfd/intel-lpss-pci.c
+++ b/drivers/mfd/intel-lpss-pci.c
@@ -70,7 +70,52 @@ static const struct intel_lpss_platform_info spt_uart_info = {
.clk_con_id = "baudclk",
};
+static const struct intel_lpss_platform_info bxt_info = {
+ .clk_rate = 100000000,
+};
+
+static const struct intel_lpss_platform_info bxt_uart_info = {
+ .clk_rate = 100000000,
+ .clk_con_id = "baudclk",
+};
+
+static const struct intel_lpss_platform_info bxt_i2c_info = {
+ .clk_rate = 133000000,
+};
+
static const struct pci_device_id intel_lpss_pci_ids[] = {
+ /* BXT */
+ { PCI_VDEVICE(INTEL, 0x0aac), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0aae), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0ab0), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0ab2), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0ab4), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0ab6), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0ab8), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0aba), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x0abc), (kernel_ulong_t)&bxt_uart_info },
+ { PCI_VDEVICE(INTEL, 0x0abe), (kernel_ulong_t)&bxt_uart_info },
+ { PCI_VDEVICE(INTEL, 0x0ac0), (kernel_ulong_t)&bxt_uart_info },
+ { PCI_VDEVICE(INTEL, 0x0ac2), (kernel_ulong_t)&bxt_info },
+ { PCI_VDEVICE(INTEL, 0x0ac4), (kernel_ulong_t)&bxt_info },
+ { PCI_VDEVICE(INTEL, 0x0ac6), (kernel_ulong_t)&bxt_info },
+ { PCI_VDEVICE(INTEL, 0x0aee), (kernel_ulong_t)&bxt_uart_info },
+ /* APL */
+ { PCI_VDEVICE(INTEL, 0x5aac), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5aae), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5ab0), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5ab2), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5ab4), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5ab6), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5ab8), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5aba), (kernel_ulong_t)&bxt_i2c_info },
+ { PCI_VDEVICE(INTEL, 0x5abc), (kernel_ulong_t)&bxt_uart_info },
+ { PCI_VDEVICE(INTEL, 0x5abe), (kernel_ulong_t)&bxt_uart_info },
+ { PCI_VDEVICE(INTEL, 0x5ac0), (kernel_ulong_t)&bxt_uart_info },
+ { PCI_VDEVICE(INTEL, 0x5ac2), (kernel_ulong_t)&bxt_info },
+ { PCI_VDEVICE(INTEL, 0x5ac4), (kernel_ulong_t)&bxt_info },
+ { PCI_VDEVICE(INTEL, 0x5ac6), (kernel_ulong_t)&bxt_info },
+ { PCI_VDEVICE(INTEL, 0x5aee), (kernel_ulong_t)&bxt_uart_info },
/* SPT-LP */
{ PCI_VDEVICE(INTEL, 0x9d27), (kernel_ulong_t)&spt_uart_info },
{ PCI_VDEVICE(INTEL, 0x9d28), (kernel_ulong_t)&spt_uart_info },
--
2.6.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH v1 1/2] mfd: lpss: Add Broxton ACPI IDs
2015-10-21 9:41 ` [PATCH v1 1/2] mfd: lpss: Add Broxton ACPI IDs Andy Shevchenko
@ 2015-10-21 11:40 ` Lee Jones
0 siblings, 0 replies; 5+ messages in thread
From: Lee Jones @ 2015-10-21 11:40 UTC (permalink / raw)
To: Andy Shevchenko; +Cc: Mika Westerberg, linux-kernel, Mika Westerberg
On Wed, 21 Oct 2015, Andy Shevchenko wrote:
> From: Mika Westerberg <mika.westerberg@linux.intel.com>
>
> Intel Broxton has the same LPSS block than Intel Sunrisepoint so add
> Broxton ACPI IDs to the list.
>
> Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> ---
> drivers/mfd/intel-lpss-acpi.c | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
Applied, thanks.
> diff --git a/drivers/mfd/intel-lpss-acpi.c b/drivers/mfd/intel-lpss-acpi.c
> index 0d92d73..b6fd904 100644
> --- a/drivers/mfd/intel-lpss-acpi.c
> +++ b/drivers/mfd/intel-lpss-acpi.c
> @@ -25,10 +25,26 @@ static const struct intel_lpss_platform_info spt_info = {
> .clk_rate = 120000000,
> };
>
> +static const struct intel_lpss_platform_info bxt_info = {
> + .clk_rate = 100000000,
> +};
> +
> +static const struct intel_lpss_platform_info bxt_i2c_info = {
> + .clk_rate = 133000000,
> +};
> +
> static const struct acpi_device_id intel_lpss_acpi_ids[] = {
> /* SPT */
> { "INT3446", (kernel_ulong_t)&spt_info },
> { "INT3447", (kernel_ulong_t)&spt_info },
> + /* BXT */
> + { "80860AAC", (kernel_ulong_t)&bxt_i2c_info },
> + { "80860ABC", (kernel_ulong_t)&bxt_info },
> + { "80860AC2", (kernel_ulong_t)&bxt_info },
> + /* APL */
> + { "80865AAC", (kernel_ulong_t)&bxt_i2c_info },
> + { "80865ABC", (kernel_ulong_t)&bxt_info },
> + { "80865AC2", (kernel_ulong_t)&bxt_info },
> { }
> };
> MODULE_DEVICE_TABLE(acpi, intel_lpss_acpi_ids);
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH v1 2/2] mfd: lpss: Add Intel Broxton PCI IDs
2015-10-21 9:41 ` [PATCH v1 2/2] mfd: lpss: Add Intel Broxton PCI IDs Andy Shevchenko
@ 2015-10-21 11:40 ` Lee Jones
0 siblings, 0 replies; 5+ messages in thread
From: Lee Jones @ 2015-10-21 11:40 UTC (permalink / raw)
To: Andy Shevchenko; +Cc: Mika Westerberg, linux-kernel, Mika Westerberg
On Wed, 21 Oct 2015, Andy Shevchenko wrote:
> Intel Broxton has the same LPSS block than Intel Sunrisepoint so add
> Broxton PCI IDs to the list.
>
> Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> ---
> drivers/mfd/intel-lpss-pci.c | 45 ++++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 45 insertions(+)
Applied, thanks.
> diff --git a/drivers/mfd/intel-lpss-pci.c b/drivers/mfd/intel-lpss-pci.c
> index 9236dff..5bfdfcc 100644
> --- a/drivers/mfd/intel-lpss-pci.c
> +++ b/drivers/mfd/intel-lpss-pci.c
> @@ -70,7 +70,52 @@ static const struct intel_lpss_platform_info spt_uart_info = {
> .clk_con_id = "baudclk",
> };
>
> +static const struct intel_lpss_platform_info bxt_info = {
> + .clk_rate = 100000000,
> +};
> +
> +static const struct intel_lpss_platform_info bxt_uart_info = {
> + .clk_rate = 100000000,
> + .clk_con_id = "baudclk",
> +};
> +
> +static const struct intel_lpss_platform_info bxt_i2c_info = {
> + .clk_rate = 133000000,
> +};
> +
> static const struct pci_device_id intel_lpss_pci_ids[] = {
> + /* BXT */
> + { PCI_VDEVICE(INTEL, 0x0aac), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0aae), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0ab0), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0ab2), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0ab4), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0ab6), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0ab8), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0aba), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x0abc), (kernel_ulong_t)&bxt_uart_info },
> + { PCI_VDEVICE(INTEL, 0x0abe), (kernel_ulong_t)&bxt_uart_info },
> + { PCI_VDEVICE(INTEL, 0x0ac0), (kernel_ulong_t)&bxt_uart_info },
> + { PCI_VDEVICE(INTEL, 0x0ac2), (kernel_ulong_t)&bxt_info },
> + { PCI_VDEVICE(INTEL, 0x0ac4), (kernel_ulong_t)&bxt_info },
> + { PCI_VDEVICE(INTEL, 0x0ac6), (kernel_ulong_t)&bxt_info },
> + { PCI_VDEVICE(INTEL, 0x0aee), (kernel_ulong_t)&bxt_uart_info },
> + /* APL */
> + { PCI_VDEVICE(INTEL, 0x5aac), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5aae), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5ab0), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5ab2), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5ab4), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5ab6), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5ab8), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5aba), (kernel_ulong_t)&bxt_i2c_info },
> + { PCI_VDEVICE(INTEL, 0x5abc), (kernel_ulong_t)&bxt_uart_info },
> + { PCI_VDEVICE(INTEL, 0x5abe), (kernel_ulong_t)&bxt_uart_info },
> + { PCI_VDEVICE(INTEL, 0x5ac0), (kernel_ulong_t)&bxt_uart_info },
> + { PCI_VDEVICE(INTEL, 0x5ac2), (kernel_ulong_t)&bxt_info },
> + { PCI_VDEVICE(INTEL, 0x5ac4), (kernel_ulong_t)&bxt_info },
> + { PCI_VDEVICE(INTEL, 0x5ac6), (kernel_ulong_t)&bxt_info },
> + { PCI_VDEVICE(INTEL, 0x5aee), (kernel_ulong_t)&bxt_uart_info },
> /* SPT-LP */
> { PCI_VDEVICE(INTEL, 0x9d27), (kernel_ulong_t)&spt_uart_info },
> { PCI_VDEVICE(INTEL, 0x9d28), (kernel_ulong_t)&spt_uart_info },
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2015-10-21 11:40 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-10-21 9:41 [PATCH v1 0/2] mfd: intel-lpss: support Intel Broxton Andy Shevchenko
2015-10-21 9:41 ` [PATCH v1 1/2] mfd: lpss: Add Broxton ACPI IDs Andy Shevchenko
2015-10-21 11:40 ` Lee Jones
2015-10-21 9:41 ` [PATCH v1 2/2] mfd: lpss: Add Intel Broxton PCI IDs Andy Shevchenko
2015-10-21 11:40 ` Lee Jones
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).