From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752884AbbKASgO (ORCPT <rfc822;w@1wt.eu>);
	Sun, 1 Nov 2015 13:36:14 -0500
Received: from down.free-electrons.com ([37.187.137.238]:37209 "EHLO
	mail.free-electrons.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org
	with ESMTP id S1752106AbbKASgI (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Sun, 1 Nov 2015 13:36:08 -0500
Date: Sun, 1 Nov 2015 10:52:05 +0100
From: Maxime Ripard <maxime.ripard@free-electrons.com>
To: Jens Kuske <jenskuske@gmail.com>
Cc: Chen-Yu Tsai <wens@csie.org>, Michael Turquette <mturquette@baylibre.com>,
        Linus Walleij <linus.walleij@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Philipp Zabel <p.zabel@pengutronix.de>,
        Emilio =?iso-8859-1?Q?L=F3pez?= <emilio@elopez.com.ar>,
        Vishnu Patekar <vishnupatekar0510@gmail.com>,
        Hans de Goede <hdegoede@redhat.com>, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-sunxi@googlegroups.com
Subject: Re: [PATCH v4 5/6] ARM: dts: sunxi: Add Allwinner H3 DTSI
Message-ID: <20151101095205.GS6114@lukather>
References: <1445964626-6484-1-git-send-email-jenskuske@gmail.com>
 <1445964626-6484-6-git-send-email-jenskuske@gmail.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha1;
	protocol="application/pgp-signature"; boundary="mzmkN2k+aDjaU9Rr"
Content-Disposition: inline
In-Reply-To: <1445964626-6484-6-git-send-email-jenskuske@gmail.com>
User-Agent: Mutt/1.5.23 (2014-03-12)
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


--mzmkN2k+aDjaU9Rr
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Tue, Oct 27, 2015 at 05:50:25PM +0100, Jens Kuske wrote:
> +	timer {
> +		compatible =3D "arm,armv7-timer";
> +		interrupts =3D <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LO=
W)>,
> +			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
> +		clock-frequency =3D <24000000>;
> +		arm,cpu-registers-not-fw-configured;
> +	};
> +
> +	memory {
> +		reg =3D <0x40000000 0x80000000>;
> +	};

What's the u-boot support like these days?

If it's ready, or at least some patches have been sent, you shouldn't
set both the memory node (that will be overriden anyway) and the
clock-frequency and arm,cpu-registers-not-fw-configured properties in
the timer node, that will prevent the kernel from booting there.

Thanks!
Maxime

--=20
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com

--mzmkN2k+aDjaU9Rr
Content-Type: application/pgp-signature; name="signature.asc"
Content-Description: Digital signature

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1

iQIcBAEBAgAGBQJWNeDFAAoJEBx+YmzsjxAgAKAQAKc0nFePSng2ocuv32LaGfqL
RuoHGGWyEC43yDCHJ1a/UaeH/FFoP6LwrAP4zH0hCstTUWcqVhjm0TAYFOmpaW1H
EpVl0YuSTCSkttfbbdB0nIgjxKjMOj0ZRF/jSJsQVEqQPT8VwB9lqcKYhGardDgo
YHxJcckOdjPf1bbgeG6i9mGkxHjRnMILanYGqgXAmRc3Pb8EQSvUUYX/Er+bDfXx
DQTYwWJhD0APQtFM4TAoxcdNAWqoWq5MUFoV19IUthFnYZXLiA69g4Z9baZfeAFr
eXCDE+h5/XE2UhVbucS2YNmZsluG2W0cOJMVyEiDFscTX30zUQ1MPJxhyKwUb+AQ
HrDFG4Epo+o4Spq/pwfEAH5Jf9FEqKyyUo8TNz8Zsl+/7E6XKlIOOCR7XuEJh0Ep
cBob+mEUenAtC25g5U/kaXnufcd1s3q/GLySVkvWNHgwT89YQeZDwCXzQ50bCGVY
kmPKRhP6m3VIJL2P1zhtws2OY3hbNtep2XIKUfdQoBoEPbbdehdaSDy5CYdtb5pO
/3MiHaEpxEDvx5jJRjmqbSeIZ5fTdMWmTkbXd1l6Fbn1xdgQd2VNTH/bzmahnqPE
8U6U4Z0wOeONAX7aMaezqn8kZslDuS8OimrQHe8Q1bJNujAgMxVwpnLTTdrla1X7
p2SoUfLgiMXmFD4J1KfV
=reum
-----END PGP SIGNATURE-----

--mzmkN2k+aDjaU9Rr--