From: Borislav Petkov <bp@alien8.de>
To: Aravind Gopalakrishnan <Aravind.Gopalakrishnan@amd.com>
Cc: tony.luck@intel.com, hpa@zytor.com, mingo@redhat.com,
tglx@linutronix.de, dougthompson@xmission.com,
mchehab@osg.samsung.com, x86@kernel.org,
linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org,
ashok.raj@intel.com, gong.chen@linux.intel.com,
len.brown@intel.com, peterz@infradead.org, ak@linux.intel.com,
alexander.shishkin@linux.intel.com, Yazen.Ghannam@amd.com
Subject: Re: [PATCH V3 0/5] Updates to EDAC and AMD MCE driver
Date: Thu, 3 Mar 2016 19:45:48 +0100 [thread overview]
Message-ID: <20160303184548.GF24621@pd.tnic> (raw)
In-Reply-To: <1457021458-2522-1-git-send-email-Aravind.Gopalakrishnan@amd.com>
On Thu, Mar 03, 2016 at 10:10:53AM -0600, Aravind Gopalakrishnan wrote:
> This patchset mainly provides necessary EDAC bits to decode errors
> occuring on Scalable MCA enabled processors and also updates AMD MCE
> driver to program the correct MCx_MISC register address for upcoming
> processors.
>
> Patches 1, 2 and 3 are for upcoming processor.
>
> Patches 4 and 5 are either fixing or adding comments to help in
> understanding the code and do not introduce any functional changes.
>
> Patch 1: Move MSR definition to mce.h
> Patch 2: Updates to EDAC driver to decode the new error signatures
> Patch 3: Fix logic to obtain correct block address
> Patch 4: Fix deferred error comment
> Patch 5: Add comments to amd_nb.h to describe threshold_block structure
>
> Note 1: Introduced new patch for moving MCx_CONFIG MSR to mce.h
> Note 2: The enums, amd_hwids[], and string arrays amd_core_mcablock_names[],
> amd_df_mcablock_names[] are placed in arch/x86 as there are
> follow-up patches which use them here.
>
> Changes from V1: (per Boris suggestions)
> - Simplify error decoding routines
> - Move headers to mce.h
> - Rename enumerations and struct members (to be more descriptive)
> - Drop gerund usage
> - Remove comments that are spelling out the code
>
> Changes from V2: (per Boris suggestions)
> - Incorporated all changes as suggested by Boris from here-
> - http://marc.info/?l=linux-kernel&m=145691594921586&w=2
> - http://marc.info/?l=linux-kernel&m=145691606221610&w=2
> - http://marc.info/?l=linux-kernel&m=145691610421627&w=2
> - No functional change is introduced
>
> Aravind Gopalakrishnan (5):
> x86/mce: Move MCx_CONFIG MSR definition
> EDAC, MCE, AMD: Enable error decoding of Scalable MCA errors
> x86/mce/AMD: Fix logic to obtain block address
> x86/mce: Clarify comments regarding deferred error
> x86/mce/AMD: Add comments for easier understanding
>
> arch/x86/include/asm/amd_nb.h | 18 +-
> arch/x86/include/asm/mce.h | 69 +++++++-
> arch/x86/include/asm/msr-index.h | 4 -
> arch/x86/kernel/cpu/mcheck/mce_amd.c | 127 +++++++++----
> drivers/edac/mce_amd.c | 334 ++++++++++++++++++++++++++++++++++-
> 5 files changed, 501 insertions(+), 51 deletions(-)
Applied, minor stuff corrected and pushed out to
http://git.kernel.org/cgit/linux/kernel/git/bp/bp.git/log/?h=tip-ras
so that the 0day bot can chew on them a little.
Thanks.
--
Regards/Gruss,
Boris.
ECO tip #101: Trim your mails when you reply.
next prev parent reply other threads:[~2016-03-03 18:46 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-03 16:10 [PATCH V3 0/5] Updates to EDAC and AMD MCE driver Aravind Gopalakrishnan
2016-03-03 16:10 ` [PATCH V3 1/5] x86/mce: Move MCx_CONFIG MSR definition Aravind Gopalakrishnan
2016-03-03 16:10 ` [PATCH V3 2/5] EDAC, MCE, AMD: Enable error decoding of Scalable MCA errors Aravind Gopalakrishnan
2016-03-08 13:13 ` [tip:ras/core] x86/mce/AMD, EDAC: " tip-bot for Aravind Gopalakrishnan
2016-03-03 16:10 ` [PATCH V3 3/5] x86/mce/AMD: Fix logic to obtain block address Aravind Gopalakrishnan
2016-03-08 13:13 ` [tip:ras/core] " tip-bot for Aravind Gopalakrishnan
2016-03-03 16:10 ` [PATCH V3 4/5] x86/mce: Clarify comments regarding deferred error Aravind Gopalakrishnan
2016-03-08 13:14 ` [tip:ras/core] " tip-bot for Aravind Gopalakrishnan
2016-03-03 16:10 ` [PATCH V3 5/5] x86/mce/AMD: Add comments for easier understanding Aravind Gopalakrishnan
2016-03-08 13:14 ` [tip:ras/core] x86/mce/AMD: Document some functionality tip-bot for Aravind Gopalakrishnan
2016-03-03 18:45 ` Borislav Petkov [this message]
2016-03-04 3:30 ` [PATCH V3 0/5] Updates to EDAC and AMD MCE driver Aravind Gopalakrishnan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160303184548.GF24621@pd.tnic \
--to=bp@alien8.de \
--cc=Aravind.Gopalakrishnan@amd.com \
--cc=Yazen.Ghannam@amd.com \
--cc=ak@linux.intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=ashok.raj@intel.com \
--cc=dougthompson@xmission.com \
--cc=gong.chen@linux.intel.com \
--cc=hpa@zytor.com \
--cc=len.brown@intel.com \
--cc=linux-edac@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mchehab@osg.samsung.com \
--cc=mingo@redhat.com \
--cc=peterz@infradead.org \
--cc=tglx@linutronix.de \
--cc=tony.luck@intel.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox