From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754746AbcCJK2X (ORCPT ); Thu, 10 Mar 2016 05:28:23 -0500 Received: from mail-wm0-f67.google.com ([74.125.82.67]:35156 "EHLO mail-wm0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754707AbcCJK2P (ORCPT ); Thu, 10 Mar 2016 05:28:15 -0500 Date: Thu, 10 Mar 2016 11:28:11 +0100 From: Ingo Molnar To: Fenghua Yu Cc: "H. Peter Anvin" , Ingo Molnar , Thomas Gleixner , Ravi V Shankar , linux-kernel , x86 Subject: Re: [PATCH]x86/cpufeatures.h: Enumerate A Few New AVX-512 Features Message-ID: <20160310102811.GC21593@gmail.com> References: <1457558030-50118-1-git-send-email-fenghua.yu@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1457558030-50118-1-git-send-email-fenghua.yu@intel.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org * Fenghua Yu wrote: > From: Fenghua Yu > > A few new AVX-512 instruction groups/features are added in cpufeatures.h > for enuermation: AVX512DQ, AVX512BW, and AVX512VL. > > The specification for latest AVX-512 including the features can be found at > https://software.intel.com/sites/default/files/managed/07/b7/319433-023.pdf > > Signed-off-by: Fenghua Yu > --- > arch/x86/include/asm/cpufeature.h | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h > index 7ad8c94..71a5cc4 100644 > --- a/arch/x86/include/asm/cpufeature.h > +++ b/arch/x86/include/asm/cpufeature.h > @@ -219,6 +219,7 @@ > #define X86_FEATURE_CQM ( 9*32+12) /* Cache QoS Monitoring */ > #define X86_FEATURE_MPX ( 9*32+14) /* Memory Protection Extension */ > #define X86_FEATURE_AVX512F ( 9*32+16) /* AVX-512 Foundation */ > +#define X86_FEATURE_AVX512DQ ( 9*32+17) /* AVX-512 DQ Instructions */ > #define X86_FEATURE_RDSEED ( 9*32+18) /* The RDSEED instruction */ > #define X86_FEATURE_ADX ( 9*32+19) /* The ADCX and ADOX instructions */ > #define X86_FEATURE_SMAP ( 9*32+20) /* Supervisor Mode Access Prevention */ > @@ -229,6 +230,8 @@ > #define X86_FEATURE_AVX512ER ( 9*32+27) /* AVX-512 Exponential and Reciprocal */ > #define X86_FEATURE_AVX512CD ( 9*32+28) /* AVX-512 Conflict Detection */ > #define X86_FEATURE_SHA_NI ( 9*32+29) /* SHA1/SHA256 Instruction Extensions */ > +#define X86_FEATURE_AVX512BW ( 9*32+30) /* AVX-512 BW Instructions */ > +#define X86_FEATURE_AVX512VL ( 9*32+31) /* AVX-512 Vector Lengths */ > > /* Extended state features, CPUID level 0x0000000d:1 (eax), word 10 */ > #define X86_FEATURE_XSAVEOPT (10*32+ 0) /* XSAVEOPT */ In the latest x86 tree these defines are in cpufeatures.h, not cpufeature.h. Thanks, Ingo