From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753525AbcCLQ3I (ORCPT ); Sat, 12 Mar 2016 11:29:08 -0500 Received: from mail-wm0-f66.google.com ([74.125.82.66]:33885 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750887AbcCLQ3G (ORCPT ); Sat, 12 Mar 2016 11:29:06 -0500 Date: Sat, 12 Mar 2016 17:29:01 +0100 From: Ingo Molnar To: Fenghua Yu Cc: "H. Peter Anvin" , Ingo Molnar , Thomas Gleixner , Ravi V Shankar , Dave Hansen , Gleb Natapov , Paolo Bonzini , linux-kernel , x86 , kvm@vger.kernel.org, Linus Torvalds , "H. Peter Anvin" , Peter Zijlstra , Andrew Morton , Andy Lutomirski , Borislav Petkov Subject: Re: [PATCH v3] x86/cpufeatures.h: Enable A Few New AVX-512 Features Message-ID: <20160312162900.GA18808@gmail.com> References: <1457667498-37357-1-git-send-email-fenghua.yu@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1457667498-37357-1-git-send-email-fenghua.yu@intel.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org * Fenghua Yu wrote: > +#define X86_FEATURE_AVX512DQ ( 9*32+17) /* AVX-512 DQ Instructions */ > +#define X86_FEATURE_AVX512BW ( 9*32+30) /* AVX-512 BW Instructions */ > +#define X86_FEATURE_AVX512VL ( 9*32+31) /* AVX-512 Vector Lengths */ Yeah, so I don't think it's obvious to people what the DQ/BW/VL extensions are precisely, so I changed the text to the following, a bit more verbose descriptions: #define X86_FEATURE_AVX512DQ ( 9*32+17) /* AVX-512 DQ (Double/Quad granular) Instructions */ #define X86_FEATURE_AVX512BW ( 9*32+30) /* AVX-512 BW (Byte/Word granular) Instructions */ #define X86_FEATURE_AVX512VL ( 9*32+31) /* AVX-512 VL (128/256 Vector Length) Extensions */ Please holler if you disagree! Thanks, Ingo