From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755903AbdERMJY (ORCPT ); Thu, 18 May 2017 08:09:24 -0400 Received: from mail-out.m-online.net ([212.18.0.9]:33173 "EHLO mail-out.m-online.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755504AbdERMJV (ORCPT ); Thu, 18 May 2017 08:09:21 -0400 X-Auth-Info: bfaT7Z/z3J3AAxM3MXYshc72pPyzUWFfdZ+9OAjNBfs= Date: Thu, 18 May 2017 14:09:06 +0200 From: Anatolij Gustschin To: joshua.clayton@uniwest.com Cc: linux-fpga@vger.kernel.org, Alan Tull , Moritz Fischer , linux-kernel@vger.kernel.org, Joshua Clayton Subject: Re: [PATCH] fpga: Add flag to indicate SPI bitstream is bit-reversed Message-ID: <20170518140906.5854a344@crub> In-Reply-To: <1665918.lT4CrqcDtW@jclayton-pc> References: <1492724581-17034-1-git-send-email-agust@denx.de> <1665918.lT4CrqcDtW@jclayton-pc> X-Mailer: Claws Mail 3.13.2 (GTK+ 2.24.30; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Joshua, On Wed, 17 May 2017 07:47:42 -0700 joshua.clayton@uniwest.com joshua.clayton@uniwest.com wrote: ... >> #define FPGA_MGR_ENCRYPTED_BITSTREAM BIT(2) >> +#define FPGA_MGR_SPI_BITSTREAM_LSB_FIRST BIT(3) >My thought here is that FPGA_MGR_BITSTREAM_LSB_FIRST >is a bit shorter, adequate, and could do if another upload method >happened to use LSB first organized data. OK, I'll change and resubmit. Thanks, Anatolij