From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753351AbdJHJMY (ORCPT ); Sun, 8 Oct 2017 05:12:24 -0400 Received: from mga05.intel.com ([192.55.52.43]:29715 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751783AbdJHJMX (ORCPT ); Sun, 8 Oct 2017 05:12:23 -0400 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.42,494,1500966000"; d="scan'208";a="160138625" Date: Sun, 8 Oct 2017 14:46:27 +0530 From: Vinod Koul To: Pierre-Yves MORDRET Cc: Rob Herring , Mark Rutland , Maxime Coquelin , Alexandre Torgue , Russell King , Dan Williams , "M'boumba Cedric Madianga" , Fabrice GASNIER , Herbert Xu , Fabien DESSENNE , Amelie Delaunay , dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v5 2/4] dmaengine: Add STM32 MDMA driver Message-ID: <20171008091627.GJ30097@localhost> References: <1506613003-28376-1-git-send-email-pierre-yves.mordret@st.com> <1506613003-28376-3-git-send-email-pierre-yves.mordret@st.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1506613003-28376-3-git-send-email-pierre-yves.mordret@st.com> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Sep 28, 2017 at 05:36:41PM +0200, Pierre-Yves MORDRET wrote: > This patch adds the driver for the STM32 MDMA controller. > > Master Direct memory access (MDMA) is used in order to provide high-speed > data transfer between memory and memory or between peripherals and memory. > > MDMA controller provides a master AXI interface for main memory and > peripheral registers access (system access port) and a master AHB > interface only for Cortex-M7 TCM memory access (TCM access port). > > MDMA works in conjunction with the standard DMA controllers (DMA1 or DMA2). > It offers up to 64 channels, each dedicated to managing memory access > requests from one of the DMA stream memory buffer or other peripherals > (w/ integrated FIFO). Applied, thanks -- ~Vinod