From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gnomes@lxorguk.ukuu.org.uk>
X-Google-Smtp-Source: AH8x2250OvpnPuixz2vXu+EpdDnkOlVmpLUey6nFkbxbfWGZwtTTu9j2dXSvk02tLuO7Vr5RqD2y
ARC-Seal: i=1; a=rsa-sha256; t=1516719480; cv=none;
        d=google.com; s=arc-20160816;
        b=jxKI0alQeo1tQrIT5CWpzDaup3+cuylmlX89a6Z2EV4wK8MPCmQILqzNUtMHzq+nST
         Gyth38w7xDoLuXiLmok/iBJ4/1+ogayKCnlG8emsIoeBVV7r7Agyi8gvkqUxu64IcMLu
         HhhaSst4/6FX8K6ZI8XwQuXIeE38EZP4/4ii0W5kYA/pfbA+vQLOQSE+OSKqAuxe2cQA
         DtjSB+jiQyUdttqsik0xU1nRVPi8hEaG8SAmxd+Dq60iSlLTSZplCjMaHoO6NhBcNVhG
         h7NvrBsjsblFDcDekXL4jzGqzqo540VdpJcIIsiSjOypfDUM0QHgu1NoAKdp+df+6nNm
         xi5Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=content-transfer-encoding:mime-version:organization:references
         :in-reply-to:message-id:subject:cc:to:from:date
         :arc-authentication-results;
        bh=LhaFw1qDqOCaDhvdJJZqLnldLcAFP/mRmwOQbE6b/0o=;
        b=EhghTnb3gf86twwMc/+u0pPsTVLOUZ6XEfAVdk6T3qkil8lYGIRThI2DIvfCT7BCcR
         hltmYDnwqfBCW+v2qTkFB/YYci+sv3Lkf28t6GukexK5yoGMItboFhXmmeRk2dpBXZXg
         Kol7IN3dWd3rNNb5ZjlflyhdbIlnZMFMgv8sjEIJztieDBh6d7OsH6E3yilBfykSf9iC
         xwBupBcARv/AZ8FxOmHZ28Uc35PBm3A7agMkdlRAmSJlzPhvO0qJP+JELLaoxNtVFBQt
         fJY6EFlgyk8kutlYqeLihpPMiEapb3+1zPLlkEhHSroQK6jm3HDePU0/Y2LSBtJXqQVa
         lWCA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: domain of gnomes@lxorguk.ukuu.org.uk designates 82.70.14.225 as permitted sender) smtp.mailfrom=gnomes@lxorguk.ukuu.org.uk
Authentication-Results: mx.google.com;
       spf=pass (google.com: domain of gnomes@lxorguk.ukuu.org.uk designates 82.70.14.225 as permitted sender) smtp.mailfrom=gnomes@lxorguk.ukuu.org.uk
Date: Tue, 23 Jan 2018 14:57:17 +0000
From: Alan Cox <gnomes@lxorguk.ukuu.org.uk>
To: Joerg Roedel <joro@8bytes.org>
Cc: Nadav Amit <nadav.amit@gmail.com>, Thomas Gleixner <tglx@linutronix.de>,
        Ingo Molnar <mingo@kernel.org>, "H . Peter Anvin" <hpa@zytor.com>,
        the
 arch/x86 maintainers <x86@kernel.org>,
        LKML <linux-kernel@vger.kernel.org>,
        "open list:MEMORY MANAGEMENT" <linux-mm@kvack.org>,
        Linus Torvalds
 <torvalds@linux-foundation.org>,
        Andy Lutomirski <luto@kernel.org>,
        Dave
 Hansen <dave.hansen@intel.com>,
        Josh Poimboeuf <jpoimboe@redhat.com>, Juergen Gross <jgross@suse.com>,
        Peter Zijlstra <peterz@infradead.org>, Borislav Petkov <bp@alien8.de>,
        Jiri Kosina <jkosina@suse.cz>,
        Boris
 Ostrovsky <boris.ostrovsky@oracle.com>,
        Brian Gerst <brgerst@gmail.com>,
        David Laight <David.Laight@aculab.com>,
        Denys Vlasenko
 <dvlasenk@redhat.com>,
        Eduardo Valentin <eduval@amazon.com>,
        Greg KH
 <gregkh@linuxfoundation.org>,
        Will Deacon <will.deacon@arm.com>, aliguori@amazon.com,
        daniel.gruss@iaik.tugraz.at, hughd@google.com, keescook@google.com,
        Andrea Arcangeli <aarcange@redhat.com>,
        Waiman Long
 <llong@redhat.com>, jroedel@suse.de
Subject: Re: [RFC PATCH 00/16] PTI support for x86-32
Message-ID: <20180123145717.75c84e9a@alans-desktop>
In-Reply-To: <20180122085625.GE28161@8bytes.org>
References: <1516120619-1159-1-git-send-email-joro@8bytes.org>
	<5D89F55C-902A-4464-A64E-7157FF55FAD0@gmail.com>
	<886C924D-668F-4007-98CA-555DB6279E4F@gmail.com>
	<9CF1DD34-7C66-4F11-856D-B5E896988E16@gmail.com>
	<20180122085625.GE28161@8bytes.org>
Organization: Intel Corporation
X-Mailer: Claws Mail 3.15.1-dirty (GTK+ 2.24.31; x86_64-redhat-linux-gnu)
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: =?utf-8?q?1589767841591470697?=
X-GMAIL-MSGID: =?utf-8?q?1590395645911121718?=
X-Mailing-List: linux-kernel@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>

On Mon, 22 Jan 2018 09:56:25 +0100
Joerg Roedel <joro@8bytes.org> wrote:

> Hey Nadav,
> 
> On Sun, Jan 21, 2018 at 03:46:24PM -0800, Nadav Amit wrote:
> > It does seem that segmentation provides sufficient protection from Meltdown.  
> 
> Thanks for testing this, if this turns out to be true for all affected
> uarchs it would be a great and better way of protection than enabling
> PTI.
> 
> But I'd like an official statement from Intel on that one, as their
> recommended fix is still to use PTI.
> 
> And as you said, if it turns out that this works only on some Intel
> uarchs, we can also detect it at runtime and then chose the fasted
> meltdown protection mechanism.

I'll follow this up and get an official statement.

Alan