From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751941AbeBHGpE (ORCPT ); Thu, 8 Feb 2018 01:45:04 -0500 Received: from mail.kernel.org ([198.145.29.99]:40226 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750810AbeBHGpD (ORCPT ); Thu, 8 Feb 2018 01:45:03 -0500 DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 1335720671 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=shawnguo@kernel.org Date: Thu, 8 Feb 2018 14:44:40 +0800 From: Shawn Guo To: Sebastian Reichel Cc: Sascha Hauer , Fabio Estevam , Ian Ray , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, kernel@collabora.com Subject: Re: [PATCHv2] ARM: dts: imx6q-bx50v3: Enable secure-reg-access Message-ID: <20180208064438.GA31910@dragon> References: <20180205052659.GA31354@dragon> <20180205170840.14045-1-sebastian.reichel@collabora.co.uk> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180205170840.14045-1-sebastian.reichel@collabora.co.uk> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Feb 05, 2018 at 06:08:40PM +0100, Sebastian Reichel wrote: > From: Peter Senna Tschudin > > Enable secure debug enable register access for Bx50v3 devices to enable > PMU and hardware counters for perf. > > Signed-off-by: Peter Senna Tschudin > Signed-off-by: Sebastian Reichel > --- > Changes since PATCHv1: > * add property by adding a label to the pmu node in imx6qdl and > referencing it in bx50v3.dtsi. > --- > arch/arm/boot/dts/imx6q-bx50v3.dtsi | 4 ++++ > arch/arm/boot/dts/imx6qdl.dtsi | 2 +- > 2 files changed, 5 insertions(+), 1 deletion(-) > > diff --git a/arch/arm/boot/dts/imx6q-bx50v3.dtsi b/arch/arm/boot/dts/imx6q-bx50v3.dtsi > index 916ea94d75ca..2baffc8b9094 100644 > --- a/arch/arm/boot/dts/imx6q-bx50v3.dtsi > +++ b/arch/arm/boot/dts/imx6q-bx50v3.dtsi > @@ -388,3 +388,7 @@ > #interrupt-cells = <1>; > }; > }; > + > +&pmu { > + secure-reg-access; > +}; The labelled node should be sorted alphabetically. That said, it should be added before &usdhc2. I fixed it up and applied the patch. Shawn > diff --git a/arch/arm/boot/dts/imx6qdl.dtsi b/arch/arm/boot/dts/imx6qdl.dtsi > index 59ff86695a14..2b921de44c02 100644 > --- a/arch/arm/boot/dts/imx6qdl.dtsi > +++ b/arch/arm/boot/dts/imx6qdl.dtsi > @@ -143,7 +143,7 @@ > }; > }; > > - pmu { > + pmu: pmu { > compatible = "arm,cortex-a9-pmu"; > interrupt-parent = <&gpc>; > interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>; > -- > 2.15.1 >