From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752248AbeEGM3x (ORCPT ); Mon, 7 May 2018 08:29:53 -0400 Received: from mail-wr0-f193.google.com ([209.85.128.193]:45821 "EHLO mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752211AbeEGM3r (ORCPT ); Mon, 7 May 2018 08:29:47 -0400 X-Google-Smtp-Source: AB8JxZomL4kCH9b1gfL6auOz+x8xA/ysDujpM2AzfGk4pfJyovbEtmaWuaAab9T6ZXK96nP52Jq1sQ== Date: Mon, 7 May 2018 14:29:37 +0200 From: Andrea Parri To: Mauro Carvalho Chehab Cc: Linux Doc Mailing List , Mauro Carvalho Chehab , linux-kernel@vger.kernel.org, Jonathan Corbet , Alan Stern , Andrea Parri , Will Deacon , Peter Zijlstra , Boqun Feng , Nicholas Piggin , David Howells , Jade Alglave , Luc Maranget , "Paul E. McKenney" , Akira Yokosawa , Matthew Wilcox , Jeff Layton , Randy Dunlap , Elena Reshetova , "Tobin C. Harding" , SeongJae Park , Ingo Molnar , Helmut Grohne Subject: Re: [PATCH 05/18] docs: core-api: add cachetlb documentation Message-ID: <20180507122937.GA5813@andrea> References: <07b59879d34502828467f0190f941e23e08fdc81.1525684985.git.mchehab+samsung@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <07b59879d34502828467f0190f941e23e08fdc81.1525684985.git.mchehab+samsung@kernel.org> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 07, 2018 at 06:35:41AM -0300, Mauro Carvalho Chehab wrote: > The cachetlb.txt is already in ReST format. So, move it to the > core-api guide, where it belongs. > > Signed-off-by: Mauro Carvalho Chehab > --- > Documentation/00-INDEX | 2 -- > Documentation/{cachetlb.txt => core-api/cachetlb.rst} | 0 > Documentation/core-api/index.rst | 1 + > Documentation/memory-barriers.txt | 2 +- > Documentation/translations/ko_KR/memory-barriers.txt | 2 +- > 5 files changed, 3 insertions(+), 4 deletions(-) > rename Documentation/{cachetlb.txt => core-api/cachetlb.rst} (100%) I see a few "inline" references to the .txt file in -rc4 (see below): I am not sure if you managed to update them too. ./arch/microblaze/include/asm/cacheflush.h:/* Look at Documentation/cachetlb.txt */ ./arch/unicore32/include/asm/cacheflush.h: * See Documentation/cachetlb.txt for more information. ./arch/arm64/include/asm/cacheflush.h: * See Documentation/cachetlb.txt for more information. Please note that ./arch/arm/include/asm/cacheflush.h: * See Documentation/cachetlb.txt for more information. ./arch/xtensa/include/asm/cacheflush.h: * (see also Documentation/cachetlb.txt) ./arch/xtensa/include/asm/cacheflush.h:/* This is not required, see Documentation/cachetlb.txt */ Andrea > > diff --git a/Documentation/00-INDEX b/Documentation/00-INDEX > index 53699c79ee54..04074059bcdc 100644 > --- a/Documentation/00-INDEX > +++ b/Documentation/00-INDEX > @@ -76,8 +76,6 @@ bus-devices/ > - directory with info on TI GPMC (General Purpose Memory Controller) > bus-virt-phys-mapping.txt > - how to access I/O mapped memory from within device drivers. > -cachetlb.txt > - - describes the cache/TLB flushing interfaces Linux uses. > cdrom/ > - directory with information on the CD-ROM drivers that Linux has. > cgroup-v1/ > diff --git a/Documentation/cachetlb.txt b/Documentation/core-api/cachetlb.rst > similarity index 100% > rename from Documentation/cachetlb.txt > rename to Documentation/core-api/cachetlb.rst > diff --git a/Documentation/core-api/index.rst b/Documentation/core-api/index.rst > index c670a8031786..d4d71ee564ae 100644 > --- a/Documentation/core-api/index.rst > +++ b/Documentation/core-api/index.rst > @@ -14,6 +14,7 @@ Core utilities > kernel-api > assoc_array > atomic_ops > + cachetlb > refcount-vs-atomic > cpu_hotplug > idr > diff --git a/Documentation/memory-barriers.txt b/Documentation/memory-barriers.txt > index 6dafc8085acc..983249906fc6 100644 > --- a/Documentation/memory-barriers.txt > +++ b/Documentation/memory-barriers.txt > @@ -2903,7 +2903,7 @@ is discarded from the CPU's cache and reloaded. To deal with this, the > appropriate part of the kernel must invalidate the overlapping bits of the > cache on each CPU. > > -See Documentation/cachetlb.txt for more information on cache management. > +See Documentation/core-api/cachetlb.rst for more information on cache management. > > > CACHE COHERENCY VS MMIO > diff --git a/Documentation/translations/ko_KR/memory-barriers.txt b/Documentation/translations/ko_KR/memory-barriers.txt > index 0a0930ab4156..081937577c1a 100644 > --- a/Documentation/translations/ko_KR/memory-barriers.txt > +++ b/Documentation/translations/ko_KR/memory-barriers.txt > @@ -2846,7 +2846,7 @@ CPU 의 캐시에서 RAM 으로 쓰여지는 더티 캐시 라인에 의해 덮 > 문제를 해결하기 위해선, 커널의 적절한 부분에서 각 CPU 의 캐시 안의 문제가 되는 > 비트들을 무효화 시켜야 합니다. > > -캐시 관리에 대한 더 많은 정보를 위해선 Documentation/cachetlb.txt 를 > +캐시 관리에 대한 더 많은 정보를 위해선 Documentation/core-api/cachetlb.rst 를 > 참고하세요. > > > -- > 2.17.0 >