From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S936807AbeE2PF4 (ORCPT ); Tue, 29 May 2018 11:05:56 -0400 Received: from mail-wm0-f68.google.com ([74.125.82.68]:54895 "EHLO mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S935490AbeE2PFI (ORCPT ); Tue, 29 May 2018 11:05:08 -0400 X-Google-Smtp-Source: ADUXVKLqMaV8Xws4qgQUYLvj/zA5Wm7JPqjB90KC9MktLLFGeQDVrKqCWcPQuQybU6scDpdTaWeGzQ== From: =?UTF-8?q?Cl=C3=A9ment=20P=C3=A9ron?= To: Vladimir Zapolskiy , Colin Didier , Sascha Hauer , Fabio Estevam , linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Daniel Lezcano , Thomas Gleixner , NXP Linux Team , =?UTF-8?q?Cl=C3=A9ment=20Peron?= Subject: [PATCH v2 3/5] Documentation: DT: add i.MX EPIT timer binding Date: Tue, 29 May 2018 17:04:53 +0200 Message-Id: <20180529150455.17300-4-peron.clem@gmail.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180529150455.17300-1-peron.clem@gmail.com> References: <20180529150455.17300-1-peron.clem@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Clément Peron Add devicetree binding document for NXP's i.MX SoC specific EPIT timer driver. Signed-off-by: Clément Peron --- .../devicetree/bindings/clock/imx6q,epit.txt | 25 +++++++++++++++++++ 1 file changed, 25 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imx6q,epit.txt diff --git a/Documentation/devicetree/bindings/clock/imx6q,epit.txt b/Documentation/devicetree/bindings/clock/imx6q,epit.txt new file mode 100644 index 000000000000..d54d455cebdc --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx6q,epit.txt @@ -0,0 +1,25 @@ +Binding for the i.MX6 EPIT timer + +This binding uses the common clock binding[1]. + +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt + +Required properties: +- compatible: should be "fsl,imx6q-epit" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: Should contain EPIT controller interrupt +- clocks: list of clock specifiers, must contain an entry for each required + entry in clock-names +- clock-names : as described in the clock bindings + +Example: + epit1: epit@20d0000 { + compatible = "fsl,imx6q-epit"; + reg = <0x020d0000 0x4000>; + interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&clks IMX6QDL_CLK_EPIT1>, + <&clks IMX6QDL_CLK_IPG_PER>, + <&clks IMX6QDL_CLK_CKIL>; + clock-names = "ipg", "per", "ckil"; + }; -- 2.17.0