From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.7 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_PASS,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6F308C43387 for ; Wed, 19 Dec 2018 15:54:14 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 3D4852133F for ; Wed, 19 Dec 2018 15:54:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1545234854; bh=JkMGcHb5hiIrex90Rwy4z6bBCE6kcjrNGvoYBG4fjL8=; h=Date:From:To:Cc:Subject:References:In-Reply-To:List-ID:From; b=dmx1/7jtw8+fPJ6XMC3UIeZ5WGPLAX5Rm/l8Y/e+qQ2feXfaBwRpHb4KXZxNl5k3h wzwykkris2x4RqV22GmLRSqBFJGwKgBmTrac+qNQ1XQPsKobimfuMZecZCsDOQwWNA Pid894uu1OOKGg6MXnfDHnZ0f8bHHKABYTR8OPqE= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729232AbeLSPyN (ORCPT ); Wed, 19 Dec 2018 10:54:13 -0500 Received: from mail-ot1-f66.google.com ([209.85.210.66]:43794 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727155AbeLSPyN (ORCPT ); Wed, 19 Dec 2018 10:54:13 -0500 Received: by mail-ot1-f66.google.com with SMTP id a11so19475913otr.10; Wed, 19 Dec 2018 07:54:12 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=EEwldNevxLDYjjxjiSSpC0uMqnUBZ0IgTSi2MFIV1jk=; b=DNZQWt88lkekE37NelYPhi1ZJ0Osp6AYzDBfzDMBcAo2Cu3UQBzq48z4HfEM7BLfIv Wz+5XJvuX9F0kDu7l/r7gkv9haPYUKKQCGAS/jZcfH0YQMNT7XI97MD77w06zwJa27h/ 2K5us3FlbsjvaeXDH24+GYN0qQNE2Ozm8fI2lBAyBF7054la0+E4JDap1b3Cp7OILY4n xYtUzdl6VqBmuhq8NEmpqGhamQKRgyjMonwdRLMKJBqWyNnZvVCXQ96nj/wJiALh36F0 vwpmai7oI+VGS5MTmhSn6iVwiXJOpOJvNiTlz7EM15DM/MKtHokCS+Mz8hNNU2lkUyA3 jbMg== X-Gm-Message-State: AA+aEWbouFa31Ks07VWknNlOOZIcSXPcppiXDpyJvwqHqu/pQL4nx/Ml lOpsR5vs9/YT1A00MdK0OQ== X-Google-Smtp-Source: AFSGD/W23mjMN1Bqu4JohAJG1izcWAs+BhvvTr+cQr6ATG3n37tDNMzoD6nYfw4YHGuRb7FNNptMyQ== X-Received: by 2002:a9d:635a:: with SMTP id y26mr14474004otk.27.1545234851597; Wed, 19 Dec 2018 07:54:11 -0800 (PST) Received: from localhost (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id b128sm10395295oif.7.2018.12.19.07.54.10 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 19 Dec 2018 07:54:10 -0800 (PST) Date: Wed, 19 Dec 2018 09:54:10 -0600 From: Rob Herring To: Tomer Maimon Cc: dwmw2@infradead.org, computersforpeace@gmail.com, boris.brezillon@bootlin.com, marek.vasut@gmail.com, richard@nod.at, mark.rutland@arm.com, yuenn@google.com, venture@google.com, brendanhiggins@google.com, avifishman70@gmail.com, joel@jms.id.au, linux-mtd@lists.infradead.org, openbmc@lists.ozlabs.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH v1 1/2] dt-binding: mtd: add NPCM FIU controller Message-ID: <20181219155410.GA3925@bogus> References: <20181203091456.454030-1-tmaimon77@gmail.com> <20181203091456.454030-2-tmaimon77@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20181203091456.454030-2-tmaimon77@gmail.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Dec 03, 2018 at 11:14:55AM +0200, Tomer Maimon wrote: > Added device tree binding documentation for Nuvoton BMC > NPCM Flash Interface Unit(FIU) SPI-NOR controller. > > Signed-off-by: Tomer Maimon > --- > Documentation/devicetree/bindings/mtd/npcm-fiu.txt | 64 ++++++++++++++++++++++ > 1 file changed, 64 insertions(+) > create mode 100644 Documentation/devicetree/bindings/mtd/npcm-fiu.txt > > diff --git a/Documentation/devicetree/bindings/mtd/npcm-fiu.txt b/Documentation/devicetree/bindings/mtd/npcm-fiu.txt > new file mode 100644 > index 000000000000..9746cb5b1ced > --- /dev/null > +++ b/Documentation/devicetree/bindings/mtd/npcm-fiu.txt > @@ -0,0 +1,64 @@ > +* Nuvoton FLASH Interface Unit (FIU) SPI Controller > + > +NPCM FIU supports single, dual and quad communication interface. > + > +The NPCM7XX supports three FIU modules, > +FIU0 and FIUx supports two chip selects, > +FIU3 support four chip select. > + > +Required properties: > + - compatible : "nuvoton,npcm750-fiu" for the NPCM7XX BMC > + - #address-cells : should be 1. > + - #size-cells : should be 0. > + - reg : the first contains the register location and length, > + the second contains the memory mapping address and length > + - reg-names: Should contain the reg names "control" and "memory" > + - clocks : phandle of F reference clock. > + > +Required properties in case the pins can be muxed: > + - pinctrl-names : a pinctrl state named "default" must be defined. > + - pinctrl-0 : phandle referencing pin configuration of the device. > + > +Optional property: > + - spix-mode: enable spix-mode for an expansion bus to an ASIC or CPLD. Needs a vendor prefix. Unless this is some standard SPI thing (which I've never heard of). > + > +The SPI device must be a child of the FIU node and must have a > +compatible property as specified in bindings/mtd/jedec,spi-nor.txt > + > +Required property: > +- reg: chip select number. > + > +Optional property: > +- spi-rx-bus-width: see ../spi/spi-bus.txt for the description. > + > +Aliases: > +- All the FIU controller nodes should be represented in the aliases node using > + the following format 'fiu{n}' where n is a unique number for the alias. > + In the NPCM7XX BMC: > + fiu0 represent fiu 0 controller > + fiu1 represent fiu 3 controller > + fiu2 represent fiu x controller Please don't make up your own aliases. Use 'spiX' if anything, but really, why do you need aliases in the first place? > + > +Example: > +fiu3: fiu@c00000000 { spi@... > + compatible = "nuvoton,npcm750-fiu"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0xfb000000 0x1000>, <0x80000000 0x10000000>; > + reg-names = "control", "memory"; > + clocks = <&clk NPCM7XX_CLK_AHB>; > + pinctrl-names = "default"; > + pinctrl-0 = <&spi3_pins>; > + spi-nor@0 { > + compatible = "jedec,spi-nor"; > + spi-rx-bus-width = <2>; > + #address-cells = <1>; > + #size-cells = <1>; > + reg = <0>; > + partition@0 { > + label = "flash_data"; > + reg = <0x0 0x800000>; > + }; > + }; > +}; > + > -- > 2.14.1 >