Re: [PATCH 13/15] riscv: clear the instruction cache and all registers when booting

Alan Kao
2019-08-14T01:07:25Z

Please ignore the previous mail, I must have missed this part of the patch,
>
> > + csrr t0, CSR_MISA
> > + andi t0, t0, (COMPAT_HWCAP_ISA_F | COMPAT_HWCAP_ISA_D)
> > + bnez t0, .Lreset_regs_done
> > +

In S-mode we were not able to obtain the ISA information in misa, but now
the nommu port is in M-mode so this is rather straightforward.