From: Marc Zyngier <maz@kernel.org>
To: Atish Patra <atish.patra@wdc.com>
Cc: linux-kernel@vger.kernel.org, Anup Patel <anup@brainfault.org>,
Albert Ou <aou@eecs.berkeley.edu>,
Anju T Sudhakar <anju@linux.vnet.ibm.com>,
Anup Patel <anup.patel@wdc.com>, Borislav Petkov <bp@suse.de>,
"Eric W. Biederman" <ebiederm@xmission.com>,
James Morse <james.morse@arm.com>,
Jason Cooper <jason@lakedaemon.net>,
linux-riscv@lists.infradead.org,
Palmer Dabbelt <palmer@dabbelt.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
Steven Price <steven.price@arm.com>,
Thomas Gleixner <tglx@linutronix.de>,
Ulf Hansson <ulf.hansson@linaro.org>,
Vincent Chen <vincent.chen@sifive.com>
Subject: Re: [PATCH v3 1/2] irqchip/sifive-plic: Enable/Disable external interrupts upon cpu online/offline
Date: Sun, 8 Mar 2020 13:59:31 +0000 [thread overview]
Message-ID: <20200308135931.331f9be4@why> (raw)
In-Reply-To: <20200302231146.15530-2-atish.patra@wdc.com>
On Mon, 2 Mar 2020 15:11:45 -0800
Atish Patra <atish.patra@wdc.com> wrote:
> Currently, PLIC threshold is only initialized once in the beginning.
> However, threshold can be set to disabled if a CPU is marked offline with
> CPU hotplug feature. This will not allow to change the irq affinity to a
> CPU that just came online.
>
> Add PLIC specific CPU hotplug callbacks and enable the threshold when a CPU
> comes online. Take this opportunity to move the external interrupt enable
> code from trap init to PLIC driver as well. On cpu offline path, the driver
> performs the exact opposite operations i.e. disable the interrupt and
> the threshold.
>
> Signed-off-by: Atish Patra <atish.patra@wdc.com>
> Reviewed-by: Anup Patel <anup@brainfault.org>
Both patches queued for 5.7 (please add a cover letter when sending a
patch series).
Thanks,
M.
--
Jazz is not dead. It just smells funny...
next prev parent reply other threads:[~2020-03-08 13:59 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-02 23:11 [PATCH v3 0/2] Improve PLIC functionality Atish Patra
2020-03-02 23:11 ` [PATCH v3 1/2] irqchip/sifive-plic: Enable/Disable external interrupts upon cpu online/offline Atish Patra
2020-03-08 13:59 ` Marc Zyngier [this message]
2020-03-08 14:39 ` Marc Zyngier
2020-03-29 20:26 ` [tip: irq/core] " tip-bot2 for Atish Patra
2020-03-02 23:11 ` [PATCH v3 2/2] irqchip/sifive-plic: Add support for multiple PLICs Atish Patra
2020-03-29 20:26 ` [tip: irq/core] " tip-bot2 for Atish Patra
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200308135931.331f9be4@why \
--to=maz@kernel.org \
--cc=anju@linux.vnet.ibm.com \
--cc=anup.patel@wdc.com \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=atish.patra@wdc.com \
--cc=bp@suse.de \
--cc=ebiederm@xmission.com \
--cc=james.morse@arm.com \
--cc=jason@lakedaemon.net \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=rafael.j.wysocki@intel.com \
--cc=steven.price@arm.com \
--cc=tglx@linutronix.de \
--cc=ulf.hansson@linaro.org \
--cc=vincent.chen@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox