From: kernel test robot <lkp@intel.com>
To: AngeloGioacchino Del Regno
<angelogioacchino.delregno@somainline.org>,
linux-arm-msm@vger.kernel.org
Cc: kbuild-all@lists.01.org, konrad.dybcio@somainline.org,
marijn.suijten@somainline.org, martin.botka@somainline.org,
phone-devel@vger.kernel.org, linux-kernel@vger.kernel.org,
robh+dt@kernel.org, rjw@rjwysocki.net, viresh.kumar@linaro.org,
nks@flawful.org
Subject: Re: [PATCH v2 14/15] cpufreq: qcom-hw: Implement CPRh aware OSM programming
Date: Sun, 10 Jan 2021 04:52:34 +0800 [thread overview]
Message-ID: <202101100447.ooXD2l4J-lkp@intel.com> (raw)
In-Reply-To: <20210109180359.236098-15-angelogioacchino.delregno@somainline.org>
[-- Attachment #1: Type: text/plain, Size: 6477 bytes --]
Hi AngeloGioacchino,
I love your patch! Yet something to improve:
[auto build test ERROR on pm/linux-next]
[also build test ERROR on robh/for-next linux/master linus/master v5.11-rc2 next-20210108]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch]
url: https://github.com/0day-ci/linux/commits/AngeloGioacchino-Del-Regno/Enable-CPRh-3-4-CPU-Scaling-on-various-QCOM-SoCs/20210110-021002
base: https://git.kernel.org/pub/scm/linux/kernel/git/rafael/linux-pm.git linux-next
config: arm-randconfig-r022-20210108 (attached as .config)
compiler: arm-linux-gnueabi-gcc (GCC) 9.3.0
reproduce (this is a W=1 build):
wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# https://github.com/0day-ci/linux/commit/390ca2a9300484089b567314e6a8c145f0652248
git remote add linux-review https://github.com/0day-ci/linux
git fetch --no-tags linux-review AngeloGioacchino-Del-Regno/Enable-CPRh-3-4-CPU-Scaling-on-various-QCOM-SoCs/20210110-021002
git checkout 390ca2a9300484089b567314e6a8c145f0652248
# save the attached .config to linux build tree
COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-9.3.0 make.cross ARCH=arm
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@intel.com>
All errors (new ones prefixed by >>):
In file included from include/linux/math.h:5,
from include/linux/kernel.h:13,
from include/linux/clk.h:13,
from include/linux/cpufreq.h:11,
from drivers/cpufreq/qcom-cpufreq-hw.c:11:
drivers/cpufreq/qcom-cpufreq-hw.c: In function 'qcom_cpufreq_gen_params':
>> arch/arm/include/asm/div64.h:51:36: error: passing argument 1 of '__div64_32' from incompatible pointer type [-Werror=incompatible-pointer-types]
51 | #define do_div(n, base) __div64_32(&(n), base)
| ^~~~
| |
| u32 * {aka unsigned int *}
drivers/cpufreq/qcom-cpufreq-hw.c:555:3: note: in expansion of macro 'do_div'
555 | do_div(millivolts, 1000);
| ^~~~~~
arch/arm/include/asm/div64.h:24:45: note: expected 'uint64_t *' {aka 'long long unsigned int *'} but argument is of type 'u32 *' {aka 'unsigned int *'}
24 | static inline uint32_t __div64_32(uint64_t *n, uint32_t base)
| ~~~~~~~~~~^
drivers/cpufreq/qcom-cpufreq-hw.c: In function 'qcom_cpufreq_acd_regbit':
>> arch/arm/include/asm/div64.h:51:36: error: passing argument 1 of '__div64_32' from incompatible pointer type [-Werror=incompatible-pointer-types]
51 | #define do_div(n, base) __div64_32(&(n), base)
| ^~~~
| |
| u32 * {aka unsigned int *}
drivers/cpufreq/qcom-cpufreq-hw.c:650:2: note: in expansion of macro 'do_div'
650 | do_div(regbit, 4);
| ^~~~~~
arch/arm/include/asm/div64.h:24:45: note: expected 'uint64_t *' {aka 'long long unsigned int *'} but argument is of type 'u32 *' {aka 'unsigned int *'}
24 | static inline uint32_t __div64_32(uint64_t *n, uint32_t base)
| ~~~~~~~~~~^
drivers/cpufreq/qcom-cpufreq-hw.c: In function 'qcom_cpufreq_hw_read_lut':
>> arch/arm/include/asm/div64.h:51:36: error: passing argument 1 of '__div64_32' from incompatible pointer type [-Werror=incompatible-pointer-types]
51 | #define do_div(n, base) __div64_32(&(n), base)
| ^~~~
| |
| u32 * {aka unsigned int *}
drivers/cpufreq/qcom-cpufreq-hw.c:1085:3: note: in expansion of macro 'do_div'
1085 | do_div(freq, 1000);
| ^~~~~~
arch/arm/include/asm/div64.h:24:45: note: expected 'uint64_t *' {aka 'long long unsigned int *'} but argument is of type 'u32 *' {aka 'unsigned int *'}
24 | static inline uint32_t __div64_32(uint64_t *n, uint32_t base)
| ~~~~~~~~~~^
drivers/cpufreq/qcom-cpufreq-hw.c: In function 'qcom_cpufreq_hw_driver_probe':
>> arch/arm/include/asm/div64.h:51:36: error: passing argument 1 of '__div64_32' from incompatible pointer type [-Werror=incompatible-pointer-types]
51 | #define do_div(n, base) __div64_32(&(n), base)
| ^~~~
| |
| long unsigned int *
drivers/cpufreq/qcom-cpufreq-hw.c:1591:2: note: in expansion of macro 'do_div'
1591 | do_div(cpu_hw_rate, soc_data->clk_hw_div);
| ^~~~~~
arch/arm/include/asm/div64.h:24:45: note: expected 'uint64_t *' {aka 'long long unsigned int *'} but argument is of type 'long unsigned int *'
24 | static inline uint32_t __div64_32(uint64_t *n, uint32_t base)
| ~~~~~~~~~~^
cc1: some warnings being treated as errors
vim +/__div64_32 +51 arch/arm/include/asm/div64.h
fa4adc614922c24 include/asm-arm/div64.h Nicolas Pitre 2006-12-06 44
fa4adc614922c24 include/asm-arm/div64.h Nicolas Pitre 2006-12-06 45 /*
040b323b5012b55 arch/arm/include/asm/div64.h Nicolas Pitre 2015-11-02 46 * In OABI configurations, some uses of the do_div function
040b323b5012b55 arch/arm/include/asm/div64.h Nicolas Pitre 2015-11-02 47 * cause gcc to run out of registers. To work around that,
040b323b5012b55 arch/arm/include/asm/div64.h Nicolas Pitre 2015-11-02 48 * we can force the use of the out-of-line version for
040b323b5012b55 arch/arm/include/asm/div64.h Nicolas Pitre 2015-11-02 49 * configurations that build a OABI kernel.
fa4adc614922c24 include/asm-arm/div64.h Nicolas Pitre 2006-12-06 50 */
040b323b5012b55 arch/arm/include/asm/div64.h Nicolas Pitre 2015-11-02 @51 #define do_div(n, base) __div64_32(&(n), base)
fa4adc614922c24 include/asm-arm/div64.h Nicolas Pitre 2006-12-06 52
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
[-- Attachment #2: .config.gz --]
[-- Type: application/gzip, Size: 33577 bytes --]
next prev parent reply other threads:[~2021-01-09 20:54 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-09 18:03 [PATCH v2 00/15] Enable CPRh/3/4, CPU Scaling on various QCOM SoCs AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 01/15] cpuidle: qcom_spm: Detach state machine from main SPM handling AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 02/15] soc: qcom: spm: Implement support for SAWv4.1, SDM630/660 L2 AVS AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 03/15] soc: qcom: spm: Add compatible for MSM8998 SAWv4.1 L2 AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 04/15] cpufreq: blacklist SDM630/636/660 in cpufreq-dt-platdev AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 05/15] cpufreq: blacklist MSM8998 " AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 06/15] soc: qcom: cpr: Move common functions to new file AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 07/15] arm64: qcom: qcs404: Change CPR nvmem-names AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 08/15] dt-bindings: avs: cpr: Convert binding to YAML schema AngeloGioacchino Del Regno
2021-01-10 17:18 ` Rob Herring
2021-01-09 18:03 ` [PATCH v2 09/15] soc: qcom: Add support for Core Power Reduction v3, v4 and Hardened AngeloGioacchino Del Regno
2021-01-10 0:39 ` kernel test robot
2021-01-09 18:03 ` [PATCH v2 10/15] MAINTAINERS: Add entry for Qualcomm CPRv3/v4/Hardened driver AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 11/15] dt-bindings: soc: qcom: cpr3: Add bindings for CPR3 driver AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 12/15] dt-bindings: arm: cpus: Document 'qcom,freq-domain' property AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 13/15] dt-bindings: cpufreq: cpufreq-qcom-hw: Convert to YAML bindings AngeloGioacchino Del Regno
2021-01-09 18:03 ` [PATCH v2 14/15] cpufreq: qcom-hw: Implement CPRh aware OSM programming AngeloGioacchino Del Regno
2021-01-09 20:52 ` kernel test robot [this message]
2021-01-09 18:03 ` [PATCH v2 15/15] dt-bindings: cpufreq: qcom-hw: Add bindings for 8998 AngeloGioacchino Del Regno
2021-01-10 17:18 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202101100447.ooXD2l4J-lkp@intel.com \
--to=lkp@intel.com \
--cc=angelogioacchino.delregno@somainline.org \
--cc=kbuild-all@lists.01.org \
--cc=konrad.dybcio@somainline.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marijn.suijten@somainline.org \
--cc=martin.botka@somainline.org \
--cc=nks@flawful.org \
--cc=phone-devel@vger.kernel.org \
--cc=rjw@rjwysocki.net \
--cc=robh+dt@kernel.org \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox