[PATCH 0/4] Add clock drivers for SM8350

Vinod Koul
2021-01-05T15:47:39Z

This adds gcc clock controller drivers for the controller found
in SM8350 SoC

Changes in v3:
- Drop rpmh clk patches applied
- Add a new patch to replace regval with val as suggested by Stephen
- Fix comments for new Lucid 5LPE PLL: sort new defines by BIT numbers, fix
comments, use alpha_pll_check_rate_margin(), rework
clk_lucid_5lpe_pll_postdiv_set_rate() logic
- Add power domains and optional clocks in bindings
- Fix comments for gcc sm8350 driver: clean includes used, use only
.fw_name for clocks defined in DT, use floor ops for sdcc clocks, remove
critical clocks and enable them in probe, add comments for clks using
BRANCH_HALT_SKIP and BRANCH_HALT_DELAY

Changes in v2:
- Add r-b from Bjorn
- Add the gcc_qupv3_wrap_1_{m|s}_ahb_clk and gcc_qupv3_wrap1_s5_clk

Vinod Koul (2):
clk: qcom: clk-alpha-pll: replace regval with val
dt-bindings: clock: Add SM8350 GCC clock bindings

Vivek Aknurwar (2):
clk: qcom: clk-alpha-pll: Add support for Lucid 5LPE PLL
clk: qcom: gcc: Add clock driver for SM8350

.../bindings/clock/qcom,gcc-sm8350.yaml | 96 +
drivers/clk/qcom/Kconfig | 8 +
drivers/clk/qcom/Makefile | 1 +
drivers/clk/qcom/clk-alpha-pll.c | 237 +-
drivers/clk/qcom/clk-alpha-pll.h | 4 +
drivers/clk/qcom/gcc-sm8350.c | 3790 +++++++++++++++++
include/dt-bindings/clock/qcom,gcc-sm8350.h | 261 ++
7 files changed, 4387 insertions(+), 10 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/qcom,gcc-sm8350.yaml
create mode 100644 drivers/clk/qcom/gcc-sm8350.c
create mode 100644 include/dt-bindings/clock/qcom,gcc-sm8350.h

--
2.26.2