From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 208E2C433EF for ; Fri, 22 Oct 2021 17:16:20 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 08CB06121F for ; Fri, 22 Oct 2021 17:16:20 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233816AbhJVRSg (ORCPT ); Fri, 22 Oct 2021 13:18:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36044 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233799AbhJVRSd (ORCPT ); Fri, 22 Oct 2021 13:18:33 -0400 Received: from mail-pj1-x1032.google.com (mail-pj1-x1032.google.com [IPv6:2607:f8b0:4864:20::1032]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2774BC061764; Fri, 22 Oct 2021 10:16:16 -0700 (PDT) Received: by mail-pj1-x1032.google.com with SMTP id e5-20020a17090a804500b001a116ad95caso3538167pjw.2; Fri, 22 Oct 2021 10:16:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=F9xtcbi+q+YfLP2muy6TXktd/IJLbaDHMhjmAQ1kOuY=; b=EEFmFl5GKzDWPv07RsGYrNoyyXj6T/VNMx/d/u86IkTISJxf70wllx4b8ZCdpmkc1m EivJqD54g7dTu4/G3LWeloYIpbMRCCxWx0P3HtZKoktkeB6GFf+c3nwuoJp6YCXIZtwf z88Y8wML9rFenAl2Ib0Dd7IA+EVz+5auR3uHOzIBsb45l/mfcmdtCoLT8ENqrAtzi8Hn 5XEGIP83A9/bfY4NKlSMUFRqnr9o5sTmQ/kP/K/JXDySGCHLllKsfMVL/pFW+A9CGQi0 nRjrX3SNk+HfmRGc+LKIS+OFOi8KKc5S4V8cuuP3yYgLhKDshEvMUahFZN+T8teyxTe+ Tlzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=F9xtcbi+q+YfLP2muy6TXktd/IJLbaDHMhjmAQ1kOuY=; b=GtThrWTF8zSHxw58RTKopjxVT230YCjGGLvkWsVm+RZqC0bJcuK2iftyZbb7ad+XuL 2FXsF2OAaQ/V4E80dxGKDGLw4md9JxMR+KQq8HGfODBerGbCrfqEJvZjlHFrGxlSo74h a6GTzGmgc6BAD1pFw8/3C9ugAWcz5sW5/0Ve3zMNZMYVCUkyn/nBG2ZjXrcV8gGerzrJ VFBY8EYVBclmM5LSb1Ky0WbcjblvRrrlOIxDL5lMAMP6zdTosyTQxp6B3JisvN24ElIY RaGMjk/QeCUwXKwGLaFan6k+75CfQzVeDhpkXHs6UzpcqHqL/WRO5PgqlxIxdb+t3plr tZLw== X-Gm-Message-State: AOAM533wIj1CuttSiIp4PHiXPwTxMY7kKTCoyS5NCKXxVDDbAYr7Yn6F LQlx863c/uFEF7fJKltZd0U= X-Google-Smtp-Source: ABdhPJz7Xw0PKD0lUzvaTy3wu6Bnz0HoX69tAKkbowuhz0cG44Ly0C2bPDVHqysDHRWn0hjLq4m6nQ== X-Received: by 2002:a17:90a:62c9:: with SMTP id k9mr3449793pjs.52.1634922975722; Fri, 22 Oct 2021 10:16:15 -0700 (PDT) Received: from localhost (c-73-25-156-94.hsd1.or.comcast.net. [73.25.156.94]) by smtp.gmail.com with ESMTPSA id b134sm8742135pga.3.2021.10.22.10.16.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Oct 2021 10:16:14 -0700 (PDT) From: Rob Clark To: dri-devel@lists.freedesktop.org Cc: freedreno@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, Rob Clark , Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Thomas Zimmermann , Dmitry Baryshkov , Maxime Ripard , Abhinav Kumar , Stephen Boyd , Krishna Manikandan , Kalyan Thota , Jessica Zhang , Mark Yacoub , linux-kernel@vger.kernel.org (open list) Subject: [PATCH 2/2] drm/msm/dpu: Remove dynamic allocation from atomic context Date: Fri, 22 Oct 2021 10:20:51 -0700 Message-Id: <20211022172053.3219597-2-robdclark@gmail.com> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20211022172053.3219597-1-robdclark@gmail.com> References: <20211022172053.3219597-1-robdclark@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Rob Clark We know the upper bound on # of mixers (ie. two), so lets just allocate this on the stack. Fixes: BUG: sleeping function called from invalid context at include/linux/sched/mm.h:201 in_atomic(): 1, irqs_disabled(): 128, non_block: 0, pid: 0, name: swapper/0 INFO: lockdep is turned off. irq event stamp: 43642 hardirqs last enabled at (43641): [] cpuidle_enter_state+0x158/0x25c hardirqs last disabled at (43642): [] enter_el1_irq_or_nmi+0x10/0x1c softirqs last enabled at (43620): [] __do_softirq+0x1e4/0x464 softirqs last disabled at (43615): [] __irq_exit_rcu+0x104/0x150 CPU: 0 PID: 0 Comm: swapper/0 Tainted: G W 5.15.0-rc3-debug+ #105 Hardware name: Google Lazor (rev1 - 2) with LTE (DT) Call trace: dump_backtrace+0x0/0x18c show_stack+0x24/0x30 dump_stack_lvl+0xa0/0xd4 dump_stack+0x18/0x34 ___might_sleep+0x1e0/0x1f0 __might_sleep+0x78/0x8c slab_pre_alloc_hook.constprop.0+0x48/0x6c __kmalloc+0xc8/0x21c dpu_crtc_vblank_callback+0x158/0x1f8 dpu_encoder_vblank_callback+0x70/0xc4 dpu_encoder_phys_vid_vblank_irq+0x50/0x12c dpu_core_irq+0x1bc/0x1d0 dpu_irq+0x1c/0x28 msm_irq+0x34/0x40 __handle_irq_event_percpu+0x15c/0x308 handle_irq_event_percpu+0x3c/0x90 handle_irq_event+0x54/0x98 handle_level_irq+0xa0/0xd0 handle_irq_desc+0x2c/0x44 generic_handle_domain_irq+0x28/0x34 dpu_mdss_irq+0x90/0xe8 handle_irq_desc+0x2c/0x44 handle_domain_irq+0x54/0x80 gic_handle_irq+0xd4/0x148 call_on_irq_stack+0x2c/0x54 do_interrupt_handler+0x4c/0x64 el1_interrupt+0x30/0xd0 el1h_64_irq_handler+0x18/0x24 el1h_64_irq+0x78/0x7c arch_local_irq_enable+0xc/0x14 cpuidle_enter+0x44/0x5c do_idle+0x248/0x268 cpu_startup_entry+0x30/0x48 rest_init+0x188/0x19c arch_call_rest_init+0x1c/0x28 start_kernel+0x704/0x744 __primary_switched+0xc0/0xc8 Fixes: 78d9b458cc21 ("drm/msm/dpu: Add CRC support for DPU") Signed-off-by: Rob Clark --- drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 16 +++++----------- 1 file changed, 5 insertions(+), 11 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c index 0ae397044310..80c0ae688734 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c @@ -182,21 +182,19 @@ static int dpu_crtc_get_crc(struct drm_crtc *crtc) { struct dpu_crtc_state *crtc_state; struct dpu_crtc_mixer *m; - u32 *crcs; + u32 crcs[CRTC_DUAL_MIXERS]; int i = 0; int rc = 0; crtc_state = to_dpu_crtc_state(crtc->state); - crcs = kcalloc(crtc_state->num_mixers, sizeof(*crcs), GFP_KERNEL); - if (!crcs) - return -ENOMEM; + static_assert(ARRAY_SIZE(crcs) == ARRAY_SIZE(crtc_state->mixers)); /* Skip first 2 frames in case of "uncooked" CRCs */ if (crtc_state->crc_frame_skip_count < 2) { crtc_state->crc_frame_skip_count++; - goto cleanup; + return 0; } for (i = 0; i < crtc_state->num_mixers; ++i) { @@ -210,16 +208,12 @@ static int dpu_crtc_get_crc(struct drm_crtc *crtc) if (rc) { DRM_DEBUG_DRIVER("MISR read failed\n"); - goto cleanup; + return rc; } } - rc = drm_crtc_add_crc_entry(crtc, true, + return drm_crtc_add_crc_entry(crtc, true, drm_crtc_accurate_vblank_count(crtc), crcs); - -cleanup: - kfree(crcs); - return rc; } static bool dpu_crtc_get_scanout_position(struct drm_crtc *crtc, -- 2.31.1