From: Marc Zyngier <maz@kernel.org>
To: Thomas Gleixner <tglx@linutronix.de>
Cc: Alexandre Torgue <alexandre.torgue@foss.st.com>,
Anup Patel <anup@brainfault.org>,
Barry Song <song.bao.hua@hisilicon.com>,
Bartosz Golaszewski <brgl@bgdev.pl>,
Dan Carpenter <dan.carpenter@oracle.com>,
Emil Renner Berthing <kernel@esmil.dk>,
Geert Uytterhoeven <geert+renesas@glider.be>,
Gregory CLEMENT <gregory.clement@bootlin.com>,
Hector Martin <marcan@marcan.st>,
Linus Walleij <linus.walleij@linaro.org>,
Maulik Shah <quic_mkshah@quicinc.com>,
Michal Simek <michal.simek@xilinx.com>,
Niklas Cassel <niklas.cassel@wdc.com>,
Qianggui Song <qianggui.song@amlogic.com>,
Rob Herring <robh@kernel.org>, Shawn Guo <shawn.guo@linaro.org>,
Souptick Joarder <jrdr.linux@gmail.com>,
Stefan Asserhall <stefan.asserhall@xilinx.com>,
Tony Lindgren <tony@atomide.com>,
linux-kernel@vger.kernel.org, kernel-team@android.com
Subject: [GIT PULL] irqchip updates for 5.18
Date: Sun, 13 Mar 2022 10:51:42 +0000 [thread overview]
Message-ID: <20220313105142.704579-1-maz@kernel.org> (raw)
Hi Thomas,
Here's the set of irqchip updates for 5.18, slightly larger than the
past couple of cycles. The highlights are:
- support for a bunch of new (and not so new) HW (STM32, AICv2, MPM,
Meson GPIO)
- the first drop of my work trying to make the irq_chip structure const
- a bunch of cleanups (QDC, Xilinx, PLIC...)
Note that the AIC PMU branch is shared with the arm64 tree, as it has
pretty invasive ramifications. There is also a small conflict between
this branch (based on 5.17-rc3) and a fix that went that went in -rc5
(the resolution is trivial).
Please pull,
M.
The following changes since commit dfd42facf1e4ada021b939b4e19c935dcdd55566:
Linux 5.17-rc3 (2022-02-06 12:20:50 -0800)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git tags/irqchip-5.18
for you to fetch changes up to de26a7424331493311c08625a700cf45d1eaf151:
Merge branch irq/qcom-mpm into irq/irqchip-next (2022-03-11 19:22:24 +0000)
----------------------------------------------------------------
irqchip updates for 5.18
- Add support for the STM32MP13 variant
- Move parent device away from struct irq_chip
- Remove all instances of non-const strings assigned to
struct irq_chip::name, enabling a nice cleanup for VIC and GIC)
- Simplify the Qualcomm PDC driver
- A bunch of SiFive PLIC cleanups
- Add support for a new variant of the Meson GPIO block
- Add support for the irqchip side of the Apple M1 PMU
- Add support for the Apple M1 Pro/Max AICv2 irqchip
- Add support for the Qualcomm MPM wakeup gadget
- Move the Xilinx driver over to the generic irqdomain handling
- Tiny speedup for IPIs on GICv3 systems
- The usual odd cleanups
----------------------------------------------------------------
Alexandre Torgue (2):
dt-bindings: interrupt-controller: stm32-exti: document st,stm32mp13-exti
irqchip/stm32-exti: Add STM32MP13 support
Barry Song (1):
irqchip/gic-v3: Use dsb(ishst) to order writes with ICC_SGI1R_EL1 accesses
Hector Martin (7):
PCI: apple: Change MSI handling to handle 4-cell AIC fwspec form
dt-bindings: interrupt-controller: apple,aic2: New binding for AICv2
irqchip/apple-aic: Add Fast IPI support
irqchip/apple-aic: Switch to irq_domain_create_tree and sparse hwirqs
irqchip/apple-aic: Dynamically compute register offsets
irqchip/apple-aic: Support multiple dies
irqchip/apple-aic: Add support for AICv2
Marc Zyngier (44):
dt-bindings: arm-pmu: Document Apple PMU compatible strings
dt-bindings: apple,aic: Add CPU PMU per-cpu pseudo-interrupts
dt-bindings: apple,aic: Add affinity description for per-cpu pseudo-interrupts
irqchip/apple-aic: Parse FIQ affinities from device-tree
irqchip/apple-aic: Wire PMU interrupts
arm64: dts: apple: Add t8103 PMU interrupt affinities
arm64: dts: apple: Add t8303 PMU nodes
irqchip/apple-aic: Move PMU-specific registers to their own include file
genirq: Allow the PM device to originate from irq domain
irqchip/gic: Move PM device over to irq domain
irqchip/renesas-intc-irqpin: Move PM device over to irq domain
irqchip/renesas-irqc: Move PM device over to irq domain
irqchip/imx-intmux: Move PM device over to irq domain
gpio: mt7621: Kill parent_device usage
gpio: omap: Move PM device over to irq domain
gpio: rcar: Move PM device over to irq domain
gpio: tpmx86: Move PM device over to irq domain
pinctrl: npcm: Fix broken references to chip->parent_device
pinctrl: starfive: Move PM device over to irq domain
genirq: Kill irq_chip::parent_device
Merge branch irq/stm32mp13 into irq/irqchip-next
Merge branch irq/parent_device into irq/irqchip-next
irqdomain: Let irq_domain_set_{info,hwirq_and_chip} take a const irq_chip
genirq: Allow irq_chip registration functions to take a const irq_chip
genirq/debugfs: Use irq_print_chip() when provided by irqchip
irqchip/gic: Switch to dynamic chip name output
irqchip/lpc32xx: Switch to dynamic chip name output
irqchip/mvebu-pic: Switch to dynamic chip name output
irqchip/ts4800: Switch to dynamic chip name output
irqchip/versatile-fpga: Switch to dynamic chip name output
Merge branch irq/print_chip into irq/irqchip-next
irqchip/qcom-pdc: Kill PDC_NO_PARENT_IRQ
irqchip/qcom-pdc: Kill non-wakeup irqdomain
irqchip/qcom-pdc: Kill qcom_pdc_translate helper
irqchip/qcom-pdc: Fix broken locking
irqchip/qcom-pdc: Drop open coded version of __assign_bit()
Merge branch irq/qcom-pdc-cleanup into irq/irqchip-next
Merge branch irq/plic-cleanups into irq/irqchip-next
Merge branch irq/misc-5.18 into irq/irqchip-next
Merge branch irq/meson-gpio into irq/irqchip-next
irqchip/apple-aic: Fix cpumask allocation for FIQs
Merge branch irq/aic-pmu into irq/irqchip-next
Merge branch irq/aic-v2 into irq/irqchip-next
Merge branch irq/qcom-mpm into irq/irqchip-next
Michal Simek (1):
irqchip/xilinx: Switch to GENERIC_IRQ_MULTI_HANDLER
Niklas Cassel (2):
irqchip/sifive-plic: Improve naming scheme for per context offsets
irqchip/sifive-plic: Disable S-mode IRQs if running in M-mode
Qianggui Song (4):
dt-bindings: interrupt-controller: New binding for Meson-S4 SoCs
irqchip/meson-gpio: support more than 8 channels gpio irq
irqchip/meson-gpio: add select trigger type callback
irqchip/meson-gpio: Add support for meson s4 SoCs
Shawn Guo (2):
dt-bindings: interrupt-controller: Add Qualcomm MPM support
irqchip: Add Qualcomm MPM controller driver
Souptick Joarder (HPE) (1):
irqchip/nvic: Release nvic_base upon failure
Documentation/devicetree/bindings/arm/pmu.yaml | 2 +
.../amlogic,meson-gpio-intc.txt | 1 +
.../bindings/interrupt-controller/apple,aic.yaml | 31 ++
.../bindings/interrupt-controller/apple,aic2.yaml | 98 ++++
.../bindings/interrupt-controller/qcom,mpm.yaml | 96 ++++
.../interrupt-controller/st,stm32-exti.yaml | 1 +
MAINTAINERS | 2 +-
arch/arm64/boot/dts/apple/t8103.dtsi | 24 +
arch/arm64/include/asm/apple_m1_pmu.h | 19 +
arch/microblaze/Kconfig | 2 +
arch/microblaze/include/asm/irq.h | 3 -
arch/microblaze/kernel/irq.c | 16 +-
drivers/gpio/gpio-mt7621.c | 1 -
drivers/gpio/gpio-omap.c | 7 +-
drivers/gpio/gpio-rcar.c | 2 +-
drivers/gpio/gpio-tqmx86.c | 3 +-
drivers/irqchip/Kconfig | 8 +
drivers/irqchip/Makefile | 1 +
drivers/irqchip/irq-apple-aic.c | 551 +++++++++++++++++----
drivers/irqchip/irq-ftintc010.c | 1 -
drivers/irqchip/irq-gic-v3.c | 2 +-
drivers/irqchip/irq-gic.c | 104 ++--
drivers/irqchip/irq-imx-intmux.c | 8 +-
drivers/irqchip/irq-lpc32xx.c | 34 +-
drivers/irqchip/irq-meson-gpio.c | 106 +++-
drivers/irqchip/irq-mvebu-pic.c | 28 +-
drivers/irqchip/irq-nvic.c | 2 +
drivers/irqchip/irq-qcom-mpm.c | 461 +++++++++++++++++
drivers/irqchip/irq-renesas-intc-irqpin.c | 3 +-
drivers/irqchip/irq-renesas-irqc.c | 3 +-
drivers/irqchip/irq-sifive-plic.c | 38 +-
drivers/irqchip/irq-stm32-exti.c | 50 ++
drivers/irqchip/irq-ts4800.c | 25 +-
drivers/irqchip/irq-versatile-fpga.c | 46 +-
drivers/irqchip/irq-xilinx-intc.c | 30 +-
drivers/irqchip/qcom-pdc.c | 137 ++---
drivers/pci/controller/pcie-apple.c | 2 +-
drivers/pinctrl/nuvoton/pinctrl-npcm7xx.c | 25 +-
drivers/pinctrl/pinctrl-starfive.c | 3 +-
.../dt-bindings/interrupt-controller/apple-aic.h | 2 +
include/linux/irq.h | 9 +-
include/linux/irqchip/versatile-fpga.h | 14 -
include/linux/irqdomain.h | 15 +-
kernel/irq/chip.c | 29 +-
kernel/irq/debugfs.c | 8 +-
kernel/irq/irqdomain.c | 9 +-
46 files changed, 1618 insertions(+), 444 deletions(-)
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/apple,aic2.yaml
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml
create mode 100644 arch/arm64/include/asm/apple_m1_pmu.h
create mode 100644 drivers/irqchip/irq-qcom-mpm.c
delete mode 100644 include/linux/irqchip/versatile-fpga.h
next reply other threads:[~2022-03-13 10:53 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-13 10:51 Marc Zyngier [this message]
2022-03-14 9:27 ` [tip: irq/core] Merge tag 'irqchip-5.18' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms into irq/core tip-bot2 for Thomas Gleixner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220313105142.704579-1-maz@kernel.org \
--to=maz@kernel.org \
--cc=alexandre.torgue@foss.st.com \
--cc=anup@brainfault.org \
--cc=brgl@bgdev.pl \
--cc=dan.carpenter@oracle.com \
--cc=geert+renesas@glider.be \
--cc=gregory.clement@bootlin.com \
--cc=jrdr.linux@gmail.com \
--cc=kernel-team@android.com \
--cc=kernel@esmil.dk \
--cc=linus.walleij@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marcan@marcan.st \
--cc=michal.simek@xilinx.com \
--cc=niklas.cassel@wdc.com \
--cc=qianggui.song@amlogic.com \
--cc=quic_mkshah@quicinc.com \
--cc=robh@kernel.org \
--cc=shawn.guo@linaro.org \
--cc=song.bao.hua@hisilicon.com \
--cc=stefan.asserhall@xilinx.com \
--cc=tglx@linutronix.de \
--cc=tony@atomide.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox