From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f43.google.com (mail-lf1-f43.google.com [209.85.167.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 66068155CBA for ; Mon, 27 May 2024 16:25:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716827154; cv=none; b=Tk4Kr1kiLzHfvuKwhVBvyXDYfZJiWHlFN+NWPDOLVt/ijhMCc0SRNDMUpsjMhM5GULvWCp7CBg2kQxVhKx4EHc2q7viZbOqb5Pjnm/HhmeNyxKq1ir7C1HPIt/t7YXm7SWmJlLv3Jsv4T8n4G/W0/h9itsK02A644EtW0bNFT9w= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716827154; c=relaxed/simple; bh=BWHpsqf+a3APel0aPkI161DJdxHGlPWG1TM+Qe431l0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=V3Vgi+fpdxCga2wIlBwmW+3YFGt4ie7tLyW1catBhSMraqrvzJJn7cdUOoRU61JTjQ1VFJfhnOn5fcBw7gCI5QQnbvS/nZ8zzs2JNAap+nZ2YJ8UdDEqzpIP7rweuS2Bm2soxaCtDEZfXsgo5E0hCghEX46S73S5XjeDW4FAMcY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=H4hcpxAY; arc=none smtp.client-ip=209.85.167.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="H4hcpxAY" Received: by mail-lf1-f43.google.com with SMTP id 2adb3069b0e04-529b22aabc1so1035200e87.2 for ; Mon, 27 May 2024 09:25:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1716827150; x=1717431950; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=47CM+OohXZ/uj91laGtyNIW1WOIMEW/2BamLnhPhjLg=; b=H4hcpxAYs5UAhSYxgijMwPV11OuRAyn13m7zKZt0hY4vTMcSNeItK+Y4aiJmxXU0I3 ysfs8Tan9cLKsVp3e5yypdVj7nrU9Ja/o6x1ApjN86yUo/EfvI57OevpNxYp/iCZDYsj ANOXJ7rIZBbvxOhMsmgF9hbzo1OQMsJZlfHfwx4isCTTygj/dc4ML4TBnC4V+ninTdlE 6IpHEzMZ/SDa+Qc2CAYBDicMnB2hYOoWKh+4TxJ5dXBGA/KIyPJRSFDPmDbV3B+b/UCn oZRpgBa1e+D2zxH58lrVwIOcTTkZ/kP35jYotUvNcZP3NKnp2wVg+jTDBY+GrBMEcxGm UiyA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716827150; x=1717431950; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=47CM+OohXZ/uj91laGtyNIW1WOIMEW/2BamLnhPhjLg=; b=WM5R4J4D18aIHQbHNcQzpHMHPGquHjQmQBU8Zm92zMPmIeOmDAzJRPAjssVYeAfngQ k+oUiPTR/ZUMWgUMdGULYh3ckHhCjyjLeRxthS3yXpoEjtVr0tbqml5lB6jRpNdMXbL/ 2IlT0hO96YbAzFP1xEm8yzLJld3m12gVfiQ9/wpkwsYQgpJFoQ6QSUMMc0UTp7ao0k7O wTv/tJWhG7wyUyJn6c0FrWEKAKzclD8k1kguzRkeIQ3Cluz4axWxI+A9WJp2uJbnfOwX QFnODpUdDF0N8tMo/Tuwfr4eVM5fnVHGv1DRroKb6eSUwA3+fvf9x5HPnNLn2P/QFMET FxXg== X-Forwarded-Encrypted: i=1; AJvYcCWtOzDBZ8SyfzzgEyVEdCR5o8oyhu2cqJ56yomKB8Qt8bKhM3hzQ5kSei1yLvt5DMFVFoPT08y9uJGN7xpx1sZU+TfyqfvOxWQCApBg X-Gm-Message-State: AOJu0YwVhzXEm6/jZIvuogfPs2l69Iq/jAetsw0GfGJj1vxVrDbi70g6 CNX66A5TT2skI8a8WVi3tuU2C0PgtxbnJh6yt5eocqZ2iZe/XSZD8AdNGy7a2n0= X-Google-Smtp-Source: AGHT+IERUBuY75t+21Dh0Te3entq997PSVNxYrQiMf+uzfZwadVoSO9JlMdhr5Poe9kWJuTWdn1vkQ== X-Received: by 2002:ac2:5ec6:0:b0:51e:147d:bd2d with SMTP id 2adb3069b0e04-52964eac421mr5508085e87.39.1716827150373; Mon, 27 May 2024 09:25:50 -0700 (PDT) Received: from localhost ([176.74.158.132]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-578524bb79esm5935351a12.92.2024.05.27.09.25.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 May 2024 09:25:49 -0700 (PDT) Date: Mon, 27 May 2024 18:25:49 +0200 From: Andrew Jones To: Yong-Xuan Wang Cc: linux-riscv@lists.infradead.org, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org, greentime.hu@sifive.com, vincent.chen@sifive.com, cleger@rivosinc.com, alex@ghiti.fr, Jinyu Tang , Paul Walmsley , Palmer Dabbelt , Albert Ou , Anup Patel , Conor Dooley , Mayuresh Chitale , Samuel Holland , Samuel Ortiz , Evan Green , Xiao Wang , Alexandre Ghiti , Andrew Morton , Kemeng Shi , "Mike Rapoport (IBM)" , Jisheng Zhang , "Matthew Wilcox (Oracle)" , Charlie Jenkins , Leonardo Bras , linux-kernel@vger.kernel.org Subject: Re: [RFC PATCH v4 1/5] RISC-V: Detect and Enable Svadu Extension Support Message-ID: <20240527-41b376a2bfedb3b9cf7e9c7b@orel> References: <20240524103307.2684-1-yongxuan.wang@sifive.com> <20240524103307.2684-2-yongxuan.wang@sifive.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240524103307.2684-2-yongxuan.wang@sifive.com> On Fri, May 24, 2024 at 06:33:01PM GMT, Yong-Xuan Wang wrote: > Svadu is a RISC-V extension for hardware updating of PTE A/D bits. > > In this patch we detect Svadu extension support from DTB and enable it > with SBI FWFT extension. Also we add arch_has_hw_pte_young() to enable > optimization in MGLRU and __wp_page_copy_user() if Svadu extension is > available. > > Co-developed-by: Jinyu Tang > Signed-off-by: Jinyu Tang > Signed-off-by: Yong-Xuan Wang > Reviewed-by: Conor Dooley > Reviewed-by: Andrew Jones I think this patch changed too much to keep r-b's. We didn't have the FWFT part before. > --- > arch/riscv/Kconfig | 1 + > arch/riscv/include/asm/csr.h | 1 + > arch/riscv/include/asm/hwcap.h | 1 + > arch/riscv/include/asm/pgtable.h | 8 +++++++- > arch/riscv/kernel/cpufeature.c | 11 +++++++++++ > 5 files changed, 21 insertions(+), 1 deletion(-) > > diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig > index be09c8836d56..30fa558ee284 100644 > --- a/arch/riscv/Kconfig > +++ b/arch/riscv/Kconfig > @@ -34,6 +34,7 @@ config RISCV > select ARCH_HAS_PMEM_API > select ARCH_HAS_PREPARE_SYNC_CORE_CMD > select ARCH_HAS_PTE_SPECIAL > + select ARCH_HAS_HW_PTE_YOUNG > select ARCH_HAS_SET_DIRECT_MAP if MMU > select ARCH_HAS_SET_MEMORY if MMU > select ARCH_HAS_STRICT_KERNEL_RWX if MMU && !XIP_KERNEL > diff --git a/arch/riscv/include/asm/csr.h b/arch/riscv/include/asm/csr.h > index 2468c55933cd..2ac270ad4acd 100644 > --- a/arch/riscv/include/asm/csr.h > +++ b/arch/riscv/include/asm/csr.h > @@ -194,6 +194,7 @@ > /* xENVCFG flags */ > #define ENVCFG_STCE (_AC(1, ULL) << 63) > #define ENVCFG_PBMTE (_AC(1, ULL) << 62) > +#define ENVCFG_ADUE (_AC(1, ULL) << 61) > #define ENVCFG_CBZE (_AC(1, UL) << 7) > #define ENVCFG_CBCFE (_AC(1, UL) << 6) > #define ENVCFG_CBIE_SHIFT 4 > diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h > index e17d0078a651..8d539e3f4e11 100644 > --- a/arch/riscv/include/asm/hwcap.h > +++ b/arch/riscv/include/asm/hwcap.h > @@ -81,6 +81,7 @@ > #define RISCV_ISA_EXT_ZTSO 72 > #define RISCV_ISA_EXT_ZACAS 73 > #define RISCV_ISA_EXT_XANDESPMU 74 > +#define RISCV_ISA_EXT_SVADU 75 > > #define RISCV_ISA_EXT_XLINUXENVCFG 127 > > diff --git a/arch/riscv/include/asm/pgtable.h b/arch/riscv/include/asm/pgtable.h > index 9f8ea0e33eb1..1f1b326ccf63 100644 > --- a/arch/riscv/include/asm/pgtable.h > +++ b/arch/riscv/include/asm/pgtable.h > @@ -117,6 +117,7 @@ > #include > #include > #include > +#include > > #define __page_val_to_pfn(_val) (((_val) & _PAGE_PFN_MASK) >> _PAGE_PFN_SHIFT) > > @@ -285,7 +286,6 @@ static inline pte_t pud_pte(pud_t pud) > } > > #ifdef CONFIG_RISCV_ISA_SVNAPOT > -#include > > static __always_inline bool has_svnapot(void) > { > @@ -621,6 +621,12 @@ static inline pgprot_t pgprot_writecombine(pgprot_t _prot) > return __pgprot(prot); > } > > +#define arch_has_hw_pte_young arch_has_hw_pte_young > +static inline bool arch_has_hw_pte_young(void) > +{ > + return riscv_has_extension_unlikely(RISCV_ISA_EXT_SVADU); > +} > + > /* > * THP functions > */ > diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c > index 3ed2359eae35..b023908c5932 100644 > --- a/arch/riscv/kernel/cpufeature.c > +++ b/arch/riscv/kernel/cpufeature.c > @@ -93,6 +93,16 @@ static bool riscv_isa_extension_check(int id) > return false; > } > return true; > + case RISCV_ISA_EXT_SVADU: > + if (sbi_probe_extension(SBI_EXT_FWFT) > 0) { I think we've decided the appropriate way to prove for SBI extensions is to first ensure the SBI version and then do the probe, like we do for STA in has_pv_steal_clock() > + struct sbiret ret; > + > + ret = sbi_ecall(SBI_EXT_FWFT, SBI_EXT_FWFT_SET, SBI_FWFT_PTE_AD_HW_UPDATING, > + 1, 0, 0, 0, 0); > + > + return ret.error == SBI_SUCCESS; > + } > + return false; > case RISCV_ISA_EXT_INVALID: > return false; > } > @@ -301,6 +311,7 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = { > __RISCV_ISA_EXT_DATA(ssaia, RISCV_ISA_EXT_SSAIA), > __RISCV_ISA_EXT_DATA(sscofpmf, RISCV_ISA_EXT_SSCOFPMF), > __RISCV_ISA_EXT_DATA(sstc, RISCV_ISA_EXT_SSTC), > + __RISCV_ISA_EXT_SUPERSET(svadu, RISCV_ISA_EXT_SVADU, riscv_xlinuxenvcfg_exts), We do we need XLINUXENVCFG? Thanks, drew > __RISCV_ISA_EXT_DATA(svinval, RISCV_ISA_EXT_SVINVAL), > __RISCV_ISA_EXT_DATA(svnapot, RISCV_ISA_EXT_SVNAPOT), > __RISCV_ISA_EXT_DATA(svpbmt, RISCV_ISA_EXT_SVPBMT), > -- > 2.17.1 >