From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14B0113AD11 for ; Mon, 6 Jan 2025 16:10:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736179810; cv=none; b=Zg+nq8EL7tYJCBtup2vtXRs0aJcdUn8k+DKs3gVSWlnfMLRBcA8TiJXqpskAUL/AH2cUyX/Z96/y/1iUvb4f35hctVuzHoexI/otX1fsoyIgqJZgtbmVu+bSwC+RDOmShxsfkAFA0O6lzRUaGv6PIUZ0c4e+YNJDrShH6DWho0k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736179810; c=relaxed/simple; bh=w5Yel1wJYsFWeW0wLAjqewZMxGW2Jmj/sYREWUnMsjE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=mADhb0JUL4PhTuKe+kuOczZYPHqVinH1J+qSCTfTix8WJkQ+wdUvCBcpdquZRpzHX5l2w/TZD5uqW6y+yGVMxrd/WJsAJYVgUDsPDb0NIWGdEJvNYpK/XAYdYQwPr7fWSgtSEazn2YooLmHd2XCNAjxPoTyK2mKDKGlJjnmgMgQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=T9hBXOsW; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="T9hBXOsW" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-21669fd5c7cso213277025ad.3 for ; Mon, 06 Jan 2025 08:10:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1736179807; x=1736784607; darn=vger.kernel.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=cbh70FNu5lHAZ2y3qFziORwGTSyKcYnNaY2OZrOn1ZY=; b=T9hBXOsWJ9sXTpYFVmm9dBd7gXG10UVWDw+nj00g21F7ZVHPOOVgl+BmHhtlrJf8X9 AGIXiDTrST8vy1bPI88RD+SV7FLPfjCntYsZm0t+z+hFO/liePUB1NoGvKvwdi7SWemv exBv0D6TfPRF4dcxAhW3QhfqlAxv52Sf6KkWTGqXRulbEe8HL721E1H6o04mmxv/Chjo oMe8D9pnQkNDHqFe09kw3f6lfvX+sbotKLRjqsvlbZAstJ83Omv/YO6VHa8K5K9x7n5w 1u/yRQp0Bl/IRmBL1sJuEXXrqjsW4w4P9tnnRYbmxd0X7r75E2XbbdPeWriHKZJ/KDgb Reqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736179807; x=1736784607; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=cbh70FNu5lHAZ2y3qFziORwGTSyKcYnNaY2OZrOn1ZY=; b=Fi4bqZcP+ONjqrl9tVEq8L1AkIC7gLW191IkPYjbHR+Bpk99Cu92Mfc62YBogzUAxA 2ZecRapg9ec0tLRJEb4XxKALwbbggseeyZgVKYzHasPtmTNSHP8kAUN9FutQE21/L6Th 06tEewzHITIWG4WG8z3ARra82MDaVjc4wgroD8L9Dyo6DEY5CBMQDs2lxOaRWx0FpFBj nxLZZCtg4sl0gWY9bSbftYgtxTTYimG1gEj7IpgKC3G3DMnAetGXBPUaxgn1Mf7brtNa uEnRVTi0h9jlJryI5hXkDD4sL2iDJNya+oF8VMFEkpWtyAKV7TSuDu0rVuisszMMWwWM luYA== X-Forwarded-Encrypted: i=1; AJvYcCVdzPO4ZOww+DMAOB8LecpEZ8YTPF2xUrkgmcF1iyEKKipTwfRDyTLf4giGDuiBwei3YUSanVMYNxEJP/0=@vger.kernel.org X-Gm-Message-State: AOJu0Yx1B7DKEuR0Odf7bPDLg07HmRJTk1kO6nPXHuEhamN958mFGYAa fIRkzJJS4EnaZJzWkslM9PrwSWYowbi/nWnqTWbRWOdx6iu/pZTBzfP4099p2w== X-Gm-Gg: ASbGncv6UoloDk2oN8SGdgYcz+KRtME6BOdVSfHChweV39AKkh0GJAnyvHJ0nFD4V2u Xs7kmqs0lsFygUqLpcnydlDzGlrT6XLlECCFV9LGuwSlH5tyvFOiij8Zxg7vPV9h6o+VFm73RBp YNkl+p8/uX7sPZD9rZer46apqIUXhVgqtktTVPnsx0PvdTrFCln/WbTRVgXt8HryZ5IDmD4spm0 Ow1BRGytFDfDicjXMrI3EifIWJ9VvWIz7u37PA5CGFVAAH+jJrsvOv/rcYJry9DA4A= X-Google-Smtp-Source: AGHT+IGWek+UwLvA7jIxaMXySnHt1P9khnFX7cna7RBNBSt0+o7sQhOK9pqBW8ZD3DQlUzuguSWTWA== X-Received: by 2002:a05:6a21:2d04:b0:1e1:b224:74c0 with SMTP id adf61e73a8af0-1e5e0815ee4mr94198810637.38.1736179807211; Mon, 06 Jan 2025 08:10:07 -0800 (PST) Received: from thinkpad ([120.60.61.126]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-72aad8dbafesm32377915b3a.128.2025.01.06.08.10.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Jan 2025 08:10:06 -0800 (PST) Date: Mon, 6 Jan 2025 21:39:50 +0530 From: Manivannan Sadhasivam To: Jianjun Wang Cc: Bjorn Helgaas , Lorenzo Pieralisi , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Ryder Lee , linux-pci@vger.kernel.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Xavier Chang Subject: Re: [PATCH 3/5] PCI: mediatek-gen3: Disable ASPM L0s Message-ID: <20250106160950.uutcgs2vqnuve22k@thinkpad> References: <20250103060035.30688-1-jianjun.wang@mediatek.com> <20250103060035.30688-4-jianjun.wang@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20250103060035.30688-4-jianjun.wang@mediatek.com> On Fri, Jan 03, 2025 at 02:00:13PM +0800, Jianjun Wang wrote: > Disable ASPM L0s support because it does not significantly save power > but impacts performance. > You should disable ASPM only if it is causing any functional issues to the SoC itself. For other reasons, users will use the existing sysfs/cmdline params to disable ASPM based on usecase if required. - Mani > Signed-off-by: Jianjun Wang > --- > drivers/pci/controller/pcie-mediatek-gen3.c | 11 +++++++++++ > 1 file changed, 11 insertions(+) > > diff --git a/drivers/pci/controller/pcie-mediatek-gen3.c b/drivers/pci/controller/pcie-mediatek-gen3.c > index ed3c0614486c..4bd3b39eebe2 100644 > --- a/drivers/pci/controller/pcie-mediatek-gen3.c > +++ b/drivers/pci/controller/pcie-mediatek-gen3.c > @@ -84,6 +84,9 @@ > #define PCIE_MSI_SET_ENABLE_REG 0x190 > #define PCIE_MSI_SET_ENABLE GENMASK(PCIE_MSI_SET_NUM - 1, 0) > > +#define PCIE_LOW_POWER_CTRL_REG 0x194 > +#define PCIE_FORCE_DIS_L0S BIT(8) > + > #define PCIE_PIPE4_PIE8_REG 0x338 > #define PCIE_K_FINETUNE_MAX GENMASK(5, 0) > #define PCIE_K_FINETUNE_ERR GENMASK(7, 6) > @@ -458,6 +461,14 @@ static int mtk_pcie_startup_port(struct mtk_gen3_pcie *pcie) > val &= ~PCIE_INTX_ENABLE; > writel_relaxed(val, pcie->base + PCIE_INT_ENABLE_REG); > > + /* > + * Disable L0s support because it does not significantly save power > + * but impacts performance. > + */ > + val = readl_relaxed(pcie->base + PCIE_LOW_POWER_CTRL_REG); > + val |= PCIE_FORCE_DIS_L0S; > + writel_relaxed(val, pcie->base + PCIE_LOW_POWER_CTRL_REG); > + > /* Disable DVFSRC voltage request */ > val = readl_relaxed(pcie->base + PCIE_MISC_CTRL_REG); > val |= PCIE_DISABLE_DVFSRC_VLT_REQ; > -- > 2.46.0 > -- மணிவண்ணன் சதாசிவம்