From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 38E5B22259F for ; Thu, 27 Feb 2025 08:49:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740646179; cv=none; b=ejesopNzxctqSAo57pVm3QJZKmiPU1pxd8wbLrcasW1Ius6xv5JNQkKnH78znqcx00iRnj667kmeO2Wv1XS00edpnV/WcLOq9nDyvDm1+hGA7upBWmPOmP4aFe4F++lPB6a22xtw3QiG9MQdqrwEjV2jhkmgfqK5NYjQaPAKoB8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740646179; c=relaxed/simple; bh=BglBE0o1Xf1pxXgJXs2O4w8c/kffMCOkC4hTg3yAXOo=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=aQ05Eoas0TzEP0p0RtaoA7Yxw8FzphHb9dzy+js5G1vz1YDYNTCqfjx5yXtt4jZBBR1gr7A/bcvR2mFDTta+uW8QBwXQJtf2KFXPU4ii66YRdSUJkz+kI+TSMcu4xD/xX1+M/6JeF9MHxVswFchpksd0twFSOIsIifLzdyxqe/w= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=CKE1uBGF; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="CKE1uBGF" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-438a39e659cso4242445e9.2 for ; Thu, 27 Feb 2025 00:49:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1740646176; x=1741250976; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=8xwt/QS7TwZTYg2MTdoUft0EF5h6WRYVihzhqZrEMa0=; b=CKE1uBGFVgI2XAE+HsCFb6ur/ePlLjy+VhXPbRiJ5Jx/PaN9/Jwh4/uswsaCZ7i8r6 HjlAuMzk+J+de6y/KJO8k492R/4GoApP4EdCDXpLSapMRD9hpesHKkXZF4CnBDQlkszh nf8pIy7PhJzkyYVPxj+QVte7QrKkh/YDW7Mtp7JKRE3zP9yA5rA9X4eqpX9AEZlCXNty nv+EsCCiDJ4i81//1MSK6GxRk2zPWO3nbTXNPQbFiHbwXzJPIi4JXU1AUqAFs1wQCS6F dP0t1pBilGLIjNZYoqKm33iMHXOKJQgcAiiP9pkrw5w9pdhpxU+qStCNGfLrNDPZHkcm a4mw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740646176; x=1741250976; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=8xwt/QS7TwZTYg2MTdoUft0EF5h6WRYVihzhqZrEMa0=; b=wws1vQUyrw2qDSvQCwtJFK/2EZJJrnOi/A8cLBEplZuM+SvohkBLqleFuyopFIsH8Z VLynweg28hjEtRzOjhkDfC4weQP8i7N9/Vx7WK4FSKA2gmRZhPMEIdqAFwu8zJLC6fo0 38biOOgxUpcGLQKLznW/Z4jYvFM6nzuAeICGxMVNOTo0+DBJ2UyRm9ylMqMMlplSo94I efNRPnEvOydMCYmicq0e0UIX2Cg+ukh0HGewX9YdGrrdu5444523lL0kly7QKOf3s5RD Ufli6o9qoGen4GHoBU17VZ6kh3I/lNh2iHd7pqOryyiLbbQWYRph3WZDV0iAQMM0Wl5j TyUA== X-Forwarded-Encrypted: i=1; AJvYcCUiL9CCIGU5khyLwWxsfzhoGuBo0ob1upIkDxYC886y9tFGJJs+zM9XFQPnxW9mj5CQJV187lA9cRHezos=@vger.kernel.org X-Gm-Message-State: AOJu0YzQMOSZyi7JWVG3I1bErS7WYpvX27eQfF/W3UUPgQk6UZ7OsbSg ejlHe6J/JGvpAy4xAdK6r5FIrIriIpMNGpgGj8V3qdYRUFtpifE0IPHjXRtBxUY= X-Gm-Gg: ASbGncs76Pze+2E6mjNcFSXCMFXEFxfNyA8xbOEY2ZfrCvOk3SXEQZ+D4OJYUdZQ6pD DqAOQsQ3WHbPmxwg8gL5vS7ukw2ZTbhZwQHwxZhjqDZuyDuTbHRFIwsQR6DQszUfgwJa6H6iWOP sDkRbB8+Bn+s5odxvmOsAPHV6bHcKgayFc8QKvWd4tSSZFFeRMrIydjfBZrhrwhtvbb0gIjDUT8 Idma+04X/I3jYus19E9x5RMW7H413yHrc7B0k8Gj3r6wAaghLZoMc58qnrTTa6WIe3CEJvfLNEx NvQQLVJLDkgCwg== X-Google-Smtp-Source: AGHT+IGsBt36A+nA64K8jmDgdrsH+3epzXLzR2VIcO1N8jO+7h2K8GwaLjrguW+gS8ljkw0FbuPM+w== X-Received: by 2002:a05:600c:4f47:b0:439:8bb3:cf8e with SMTP id 5b1f17b1804b1-439aebc369dmr183762555e9.20.1740646176499; Thu, 27 Feb 2025 00:49:36 -0800 (PST) Received: from localhost ([2a02:8308:a00c:e200::8cf0]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-390e47b7c43sm1308781f8f.49.2025.02.27.00.49.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 00:49:36 -0800 (PST) Date: Thu, 27 Feb 2025 09:49:35 +0100 From: Andrew Jones To: Atish Patra Cc: Anup Patel , Atish Patra , Paul Walmsley , Palmer Dabbelt , Paolo Bonzini , Shuah Khan , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org Subject: Re: [PATCH 1/4] RISC-V: KVM: Disable the kernel perf counter during configure Message-ID: <20250227-d64f688ee1df2811528ec2b9@orel> References: <20250226-kvm_pmu_improve-v1-0-74c058c2bf6d@rivosinc.com> <20250226-kvm_pmu_improve-v1-1-74c058c2bf6d@rivosinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20250226-kvm_pmu_improve-v1-1-74c058c2bf6d@rivosinc.com> On Wed, Feb 26, 2025 at 12:25:03PM -0800, Atish Patra wrote: > The perf event should be marked disabled during the creation as > it is not ready to be scheduled until there is SBI PMU start call > or config matching is called with auto start. Otherwise, event add/start > gets called during perf_event_create_kernel_counter function. > It will be enabled and scheduled to run via perf_event_enable during > either the above mentioned scenario. > > Fixes: 0cb74b65d2e5 ("RISC-V: KVM: Implement perf support without sampling") > > Signed-off-by: Atish Patra > --- > arch/riscv/kvm/vcpu_pmu.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/arch/riscv/kvm/vcpu_pmu.c b/arch/riscv/kvm/vcpu_pmu.c > index 2707a51b082c..78ac3216a54d 100644 > --- a/arch/riscv/kvm/vcpu_pmu.c > +++ b/arch/riscv/kvm/vcpu_pmu.c > @@ -666,6 +666,7 @@ int kvm_riscv_vcpu_pmu_ctr_cfg_match(struct kvm_vcpu *vcpu, unsigned long ctr_ba > .type = etype, > .size = sizeof(struct perf_event_attr), > .pinned = true, > + .disabled = true, > /* > * It should never reach here if the platform doesn't support the sscofpmf > * extension as mode filtering won't work without it. > > -- > 2.43.0 > Reviewed-by: Andrew Jones