From: Rob Herring <robh@kernel.org>
To: Ben Zong-You Xie <ben717@andestech.com>
Cc: krzk+dt@kernel.org, tglx@linutronix.de, magnus.damm@gmail.com,
prabhakar.mahadev-lad.rj@bp.renesas.com,
paul.walmsley@sifive.com, alex@ghiti.fr,
daniel.lezcano@linaro.org, conor+dt@kernel.org,
aou@eecs.berkeley.edu, devicetree@vger.kernel.org,
tim609@andestech.com, linux-kernel@vger.kernel.org,
geert+renesas@glider.be, palmer@dabbelt.com,
linux-riscv@lists.infradead.org
Subject: Re: [PATCH v4 3/9] dt-bindings: interrupt-controller: add Andes QiLai PLIC
Date: Wed, 14 May 2025 10:01:34 -0500 [thread overview]
Message-ID: <20250514150134.GB2180131-robh@kernel.org> (raw)
In-Reply-To: <174723438154.2170160.6461910184012543621.robh@kernel.org>
On Wed, May 14, 2025 at 09:53:08AM -0500, Rob Herring (Arm) wrote:
>
> On Wed, 14 May 2025 17:53:44 +0800, Ben Zong-You Xie wrote:
> > Add a new compatible string for Andes QiLai PLIC.
> >
> > Acked-by: Rob Herring (Arm) <robh@kernel.org>
> > Signed-off-by: Ben Zong-You Xie <ben717@andestech.com>
> > ---
> > .../bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 1 +
> > 1 file changed, 1 insertion(+)
> >
>
> Applied, thanks!
And now dropped.
Rob
next prev parent reply other threads:[~2025-05-14 15:01 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-14 9:53 [PATCH v4 0/9] add Voyager board support Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 1/9] riscv: add Andes SoC family Kconfig support Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 2/9] dt-bindings: riscv: add Andes QiLai SoC and the Voyager board bindings Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 3/9] dt-bindings: interrupt-controller: add Andes QiLai PLIC Ben Zong-You Xie
2025-05-14 14:53 ` Rob Herring (Arm)
2025-05-14 15:01 ` Rob Herring [this message]
2025-05-15 3:25 ` Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 4/9] dt-bindings: interrupt-controller: add Andes machine-level software interrupt controller Ben Zong-You Xie
2025-05-14 15:01 ` Rob Herring
2025-05-15 3:12 ` Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 5/9] dt-bindings: timer: add Andes machine timer Ben Zong-You Xie
2025-05-14 15:21 ` Daniel Lezcano
2025-05-14 9:53 ` [PATCH v4 6/9] dt-bindings: cache: add QiLai compatible to ax45mp Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 7/9] riscv: dts: andes: add QiLai SoC device tree Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 8/9] riscv: dts: andes: add Voyager board " Ben Zong-You Xie
2025-05-14 9:53 ` [PATCH v4 9/9] riscv: defconfig: enable Andes SoC Ben Zong-You Xie
2025-05-14 15:53 ` (subset) [PATCH v4 0/9] add Voyager board support Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250514150134.GB2180131-robh@kernel.org \
--to=robh@kernel.org \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=ben717@andestech.com \
--cc=conor+dt@kernel.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=magnus.damm@gmail.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=tglx@linutronix.de \
--cc=tim609@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox