* [PATCH 1/1] dt-bindings: arm: cpus: Allow fsl,soc-operating-points for i.MX6
@ 2025-08-27 21:09 Frank Li
2025-08-29 16:58 ` Rob Herring
0 siblings, 1 reply; 2+ messages in thread
From: Frank Li @ 2025-08-27 21:09 UTC (permalink / raw)
To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Sudeep Holla,
AngeloGioacchino Del Regno, Bjorn Andersson, Danila Tikhonov,
Igor Belwon, Sascha Hauer, Neil Armstrong, Lorenzo Pieralisi,
open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS,
open list
Cc: imx
The old i.MX6 (over 10 years) chip use fsl,soc-operating-points to get
SoC's voltage and frequency information when cpu change frequency.
Set fsl,soc-operating-points deprecated.
Allow soc-supply property and set it deprecated.
Fix bunch of CHECK_DTBS warnings:
arch/arm/boot/dts/nxp/imx/imx6ul-prti6g.dtb: cpu@0 (arm,cortex-a7): Unevaluated properties are not allowed ('fsl,soc-operating-points', 'soc-supply' were unexpected)
from schema $id: http://devicetree.org/schemas/arm/cpus.yaml#
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
Documentation/devicetree/bindings/arm/cpus.yaml | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/cpus.yaml b/Documentation/devicetree/bindings/arm/cpus.yaml
index 7d61de0c15ac3..867e2b4673d00 100644
--- a/Documentation/devicetree/bindings/arm/cpus.yaml
+++ b/Documentation/devicetree/bindings/arm/cpus.yaml
@@ -361,6 +361,19 @@ properties:
A72 CPUs support Error Detection And Correction (EDAC) on their L1 and
L2 caches. This flag marks this function as usable.
+ fsl,soc-operating-points:
+ $ref: /schemas/types.yaml#/definitions/uint32-matrix
+ description: FSL i.MX6 Soc operation-points when change cpu frequency
+ deprecated: true
+ items:
+ items:
+ - description: Frequency in kHz
+ - description: Voltage for OPP in uV
+
+ soc-supply:
+ description: Only for i.MX6/7 Soc.
+ deprecated: true
+
qcom,saw:
$ref: /schemas/types.yaml#/definitions/phandle
description:
--
2.34.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH 1/1] dt-bindings: arm: cpus: Allow fsl,soc-operating-points for i.MX6
2025-08-27 21:09 [PATCH 1/1] dt-bindings: arm: cpus: Allow fsl,soc-operating-points for i.MX6 Frank Li
@ 2025-08-29 16:58 ` Rob Herring
0 siblings, 0 replies; 2+ messages in thread
From: Rob Herring @ 2025-08-29 16:58 UTC (permalink / raw)
To: Frank Li
Cc: Krzysztof Kozlowski, Conor Dooley, Sudeep Holla,
AngeloGioacchino Del Regno, Bjorn Andersson, Danila Tikhonov,
Igor Belwon, Sascha Hauer, Neil Armstrong, Lorenzo Pieralisi,
open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS,
open list, imx
On Wed, Aug 27, 2025 at 05:09:11PM -0400, Frank Li wrote:
> The old i.MX6 (over 10 years) chip use fsl,soc-operating-points to get
> SoC's voltage and frequency information when cpu change frequency.
>
> Set fsl,soc-operating-points deprecated.
>
> Allow soc-supply property and set it deprecated.
>
> Fix bunch of CHECK_DTBS warnings:
> arch/arm/boot/dts/nxp/imx/imx6ul-prti6g.dtb: cpu@0 (arm,cortex-a7): Unevaluated properties are not allowed ('fsl,soc-operating-points', 'soc-supply' were unexpected)
> from schema $id: http://devicetree.org/schemas/arm/cpus.yaml#
>
> Signed-off-by: Frank Li <Frank.Li@nxp.com>
> ---
> Documentation/devicetree/bindings/arm/cpus.yaml | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
Applied, thanks.
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2025-08-29 16:58 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-08-27 21:09 [PATCH 1/1] dt-bindings: arm: cpus: Allow fsl,soc-operating-points for i.MX6 Frank Li
2025-08-29 16:58 ` Rob Herring
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).