From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B8B02849C; Thu, 28 Aug 2025 08:09:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756368555; cv=none; b=jhtMRq0hfscJKcZ4PGTIe297oMih2xtUlfO9a+C0QlOqpkcmjNgMh08WGgfv0rwBuypDUnW5itbpLH3jkTfEpkXW35E1Dkio5FMZMPMORDSmtFu+r+nAf1OQOqyKRg5OLnIoZdrm2lVPHhNCMrXlQID8uQRdWFx7Fr71b6ddeXk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756368555; c=relaxed/simple; bh=As2/f6e3eUS6ejO7m4jus7aGu3y7mblxVwN/xAWWSVI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=c9kxDsJtDDMTBS5QK42GG+RUBzhKtMUpH7sxcyE69j28eV+lbii+zO0cb7+uXCX1bV3G2ImmOtoacNknMndaUc9RItkf0qSCiXKVvs9ZoT3LYOMRsX/ZeNPZYQrQXbj425WQctrZO8BuXgbzjdNjkBcT2hXANTo/5m8sUa2H5Ps= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=RATPxZwo; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="RATPxZwo" X-UUID: 44b7702883e611f0bd5779446731db89-20250828 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=lrgvOZOhYf+QWhMuHwscyYFaAU7BrXS22/+q7CzokNk=; b=RATPxZwoavD3vJaPU7vhcvGbEnNfGZAn3EB+MuvVUWuChiHXVbgzVXnOvZTywj1orB7Vhc1I5F6gkHB5781evVR7RBHBBKnV4h76f+bxX41MtQEsMTbfqqydRePmxa1TWn/4hR7b2GGLc294hdevvPZEffzTtNSZyPVZbT0iV44=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.3,REQID:a29dccbb-04e0-470e-b908-345c2f499457,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:f1326cf,CLOUDID:361bf544-18c5-4075-a135-4c0afe29f9d6,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:-5,Content:0|15|50,EDM: -3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0, AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 2,SSN|SDN X-CID-BAS: 2,SSN|SDN,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: 44b7702883e611f0bd5779446731db89-20250828 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1576945586; Thu, 28 Aug 2025 16:09:06 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by MTKMBS14N1.mediatek.inc (172.21.101.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Thu, 28 Aug 2025 16:09:04 +0800 Received: from mtksitap99.mediatek.inc (10.233.130.16) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Thu, 28 Aug 2025 16:09:04 +0800 From: Paul Chen To: , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v4 11/19] drm/mediatek: Rename OVL format naming Date: Thu, 28 Aug 2025 16:07:06 +0800 Message-ID: <20250828080855.3502514-12-paul-pl.chen@mediatek.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20250828080855.3502514-1-paul-pl.chen@mediatek.com> References: <20250828080855.3502514-1-paul-pl.chen@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain From: Paul-pl Chen Rename the OVL format naming Signed-off-by: Paul-pl Chen --- drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 32 ++++++++++++------------- 1 file changed, 16 insertions(+), 16 deletions(-) diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c index e0236353d499..d4f096d37abc 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c @@ -101,7 +101,7 @@ static inline bool is_10bit_rgb(u32 fmt) return false; } -static const u32 mt8173_formats[] = { +static const u32 mt8173_ovl_formats[] = { DRM_FORMAT_XRGB8888, DRM_FORMAT_ARGB8888, DRM_FORMAT_BGRX8888, @@ -115,7 +115,7 @@ static const u32 mt8173_formats[] = { DRM_FORMAT_YUYV, }; -static const u32 mt8195_formats[] = { +static const u32 mt8195_ovl_formats[] = { DRM_FORMAT_XRGB8888, DRM_FORMAT_ARGB8888, DRM_FORMAT_XRGB2101010, @@ -667,8 +667,8 @@ static const struct mtk_disp_ovl_data mt2701_ovl_driver_data = { .gmc_bits = 8, .layer_nr = 4, .fmt_rgb565_is_0 = false, - .formats = mt8173_formats, - .num_formats = ARRAY_SIZE(mt8173_formats), + .formats = mt8173_ovl_formats, + .num_formats = ARRAY_SIZE(mt8173_ovl_formats), }; static const struct mtk_disp_ovl_data mt8173_ovl_driver_data = { @@ -676,8 +676,8 @@ static const struct mtk_disp_ovl_data mt8173_ovl_driver_data = { .gmc_bits = 8, .layer_nr = 4, .fmt_rgb565_is_0 = true, - .formats = mt8173_formats, - .num_formats = ARRAY_SIZE(mt8173_formats), + .formats = mt8173_ovl_formats, + .num_formats = ARRAY_SIZE(mt8173_ovl_formats), }; static const struct mtk_disp_ovl_data mt8183_ovl_driver_data = { @@ -685,8 +685,8 @@ static const struct mtk_disp_ovl_data mt8183_ovl_driver_data = { .gmc_bits = 10, .layer_nr = 4, .fmt_rgb565_is_0 = true, - .formats = mt8173_formats, - .num_formats = ARRAY_SIZE(mt8173_formats), + .formats = mt8173_ovl_formats, + .num_formats = ARRAY_SIZE(mt8173_ovl_formats), }; static const struct mtk_disp_ovl_data mt8183_ovl_2l_driver_data = { @@ -694,8 +694,8 @@ static const struct mtk_disp_ovl_data mt8183_ovl_2l_driver_data = { .gmc_bits = 10, .layer_nr = 2, .fmt_rgb565_is_0 = true, - .formats = mt8173_formats, - .num_formats = ARRAY_SIZE(mt8173_formats), + .formats = mt8173_ovl_formats, + .num_formats = ARRAY_SIZE(mt8173_ovl_formats), }; static const struct mtk_disp_ovl_data mt8192_ovl_driver_data = { @@ -707,8 +707,8 @@ static const struct mtk_disp_ovl_data mt8192_ovl_driver_data = { .blend_modes = BIT(DRM_MODE_BLEND_PREMULTI) | BIT(DRM_MODE_BLEND_COVERAGE) | BIT(DRM_MODE_BLEND_PIXEL_NONE), - .formats = mt8173_formats, - .num_formats = ARRAY_SIZE(mt8173_formats), + .formats = mt8173_ovl_formats, + .num_formats = ARRAY_SIZE(mt8173_ovl_formats), }; static const struct mtk_disp_ovl_data mt8192_ovl_2l_driver_data = { @@ -720,8 +720,8 @@ static const struct mtk_disp_ovl_data mt8192_ovl_2l_driver_data = { .blend_modes = BIT(DRM_MODE_BLEND_PREMULTI) | BIT(DRM_MODE_BLEND_COVERAGE) | BIT(DRM_MODE_BLEND_PIXEL_NONE), - .formats = mt8173_formats, - .num_formats = ARRAY_SIZE(mt8173_formats), + .formats = mt8173_ovl_formats, + .num_formats = ARRAY_SIZE(mt8173_ovl_formats), }; static const struct mtk_disp_ovl_data mt8195_ovl_driver_data = { @@ -734,8 +734,8 @@ static const struct mtk_disp_ovl_data mt8195_ovl_driver_data = { .blend_modes = BIT(DRM_MODE_BLEND_PREMULTI) | BIT(DRM_MODE_BLEND_COVERAGE) | BIT(DRM_MODE_BLEND_PIXEL_NONE), - .formats = mt8195_formats, - .num_formats = ARRAY_SIZE(mt8195_formats), + .formats = mt8195_ovl_formats, + .num_formats = ARRAY_SIZE(mt8195_ovl_formats), .supports_clrfmt_ext = true, }; -- 2.45.2