From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9BED1E2307 for ; Wed, 29 Oct 2025 17:37:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761759447; cv=none; b=dimQNqI25cV6JjdIDGlbhcI4UYgIxNM5s04BUsTh8WWfH0sV5sE6aGC6CkIp/oaKxX/qHSXoT/RSoQ02cZ10wewueebOPAMvlflXy6THFRsYR6C5uDL05Fts/j6Q7k03Rn4z8u4P7yOfyZV7Wu+1m292Zt22BG2c33+TXEWxUbw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761759447; c=relaxed/simple; bh=cGvTq3xIEATfXe5Nsr5t6ve9Lmk/XTOwW4VUJibV+fw=; h=From:To:Subject:Date:Message-ID:MIME-Version; b=dnQrOYDoISsAOfeb3GokmuDJ+zlS7k8cNk5fLvLP2WvrO5quw8Sy7RzqRT9+Q6eRvzwNlvnteGHZTDTHUJME/QGToWWQYCMmc+9aJl76ZbhTHfw3CoYS3xwPz6pzKc6eJhNvtIFC+AEpEs9EXUBdC93eLsOllnsyr8uk2TC6DNY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=OysXwVbn; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="OysXwVbn" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-4298a028de6so895529f8f.0 for ; Wed, 29 Oct 2025 10:37:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1761759444; x=1762364244; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:from:to:cc:subject:date:message-id:reply-to; bh=UG6tFvFgO0KjwvNvWtuBqBJX6bB6g7mbwTb4gfTyHGc=; b=OysXwVbncI0ByXVDyjRqs1fOQadHylkYBDaI3KJ44XxzgnOdjOp1a63ScMjz75Mjjv ZUwW97pyr7Lf4x+zSBq0Eqw3Hm4kAj5v+RV/Th+Gl5OkHqfeuo2bfNY0mww5LwpXadvW Icv6xdzDfKeFdTBCHXJ+8znWtcQxqKFpKg1IJ5kGSqFfizQzJELindPc/HDa4R0R30f5 oiQ2L+2xy5u2tz+eDwa071ykzkkxe5zevsp8Gx9qcoE/1DDpdIqzKRBL1RBfFYIAuz6k fV01wmh4r5Cg6vXIGgqelujXPrdyieSBK8k90hJjRtYWD1K86Fz1iydjlGgaorMNSx6h roAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761759444; x=1762364244; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=UG6tFvFgO0KjwvNvWtuBqBJX6bB6g7mbwTb4gfTyHGc=; b=JGlRVYNweNQqKIE7zlPasOJRFTfw4z9F3Rs4a3e2rhJJnkyDTFicI51gEcbvWVTKqP n7l/8+7Z/Jj1T6QNwEfwRVMQ83PEYuHw+z0LtAltWT/IDOvqwhMq8xdYrKR4hEgTKTwv P4kqjw5DY3EXqbjCqt1pORv0tatl4Pdl78OPKkgq7Pz/MeLY88H8KjADGwujyrwtF1PO RsaWyZF2915VNRSov+aLLUibWAwI7IiAsM60rx21GLW00nB6+TOGIrPfmAjPz/NROdqL iJCP7lBibkJzKQdO0oqATM0/3RZjsBytVYQgvvtymRAYUu9RY2lD3ZyT1wiGyc5p3WhC bMwg== X-Forwarded-Encrypted: i=1; AJvYcCXDCUTMD8lAKka6qudGRZh1wPxFK3IDYRulRvDg9njRvfu6dvqUdiE00evtSdAH0KS2gE/pDRTeQvIC/qM=@vger.kernel.org X-Gm-Message-State: AOJu0YzRfD927Vzq8EWldglTS+tRvgM0lZC82IZ9c7YPesd1dxGd4/Qn M8XAPUVDzvB0+HjC4pYiYchDOWheyeGkO/R42aepiND+LtS2v9pxDrh8UE2JRA== X-Gm-Gg: ASbGncu2FM0uvRZ4xcDe2foASoEGnyQlQiRaR0310aBbi6J02uDzf1TvzCDwFvZu6uk 7O/kMB5o6C7pZcOt8egijHjtWH1ZWxLMs7BWEMwTWzK0ff6UzNLeBUWZjSa90tQmN+RCTsusmzh EZTvQTptsvxCT2/duhnJuxAKL/gbhVZ1GZZWMHXu6FYYUiczP33V2jBJuk2d2Wf36UK4h6ZM3Ag zrg/09nCDQgzo9lt8HD2eTBRZG+yHTpHCl99ejxrF5eH9k+NBYcvN4M5ILnsRnrnwptpur118Yh Iw2CHwa3mxl6jK270Z26XQXurrCaBevSE1dqaE3MkcTly8zfV0EVDZMek9HD8iPWtLvZ8ecgqcn Ju/PLkl1I94UlSznx5iZukBU5KQdYQxk61dgfXBmUBnmKyQ3b/1DK3gfgTQjqBDLxmROiJ73eYJ mc20Mjb+MnVZzQzqa86G7Fe/JlM0N58Q== X-Google-Smtp-Source: AGHT+IGR0/h7xWw5u+tbePy3AOUxoydllJajHgi8S/oFMc9yrZfdEmTBxQl8jliT/49OYCJAl4LvOg== X-Received: by 2002:a05:6000:40e0:b0:429:8b4a:c3b4 with SMTP id ffacd0b85a97d-429b4c0f438mr437419f8f.5.1761759444051; Wed, 29 Oct 2025 10:37:24 -0700 (PDT) Received: from Ansuel-XPS24 (93-34-90-37.ip49.fastwebnet.it. [93.34.90.37]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-429952d9e80sm27493844f8f.28.2025.10.29.10.37.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Oct 2025 10:37:23 -0700 (PDT) From: Christian Marangi To: Christian Marangi , Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Bianconi , linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 0/4] airoha: an7581: USB support Date: Wed, 29 Oct 2025 18:37:08 +0100 Message-ID: <20251029173713.7670-1-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This is a major rework of the old v2 series. The SoC always support USB 2.0 but for USB 3.0 it needs additional configuration for the Serdes port. Such port can be either configured for USB usage or for PCIe lines or HSGMII and these are configured in the SCU space. The previous implementation of a dedicated SSR driver was too complex and fragile for the simple task of configuring a register hence it was dropped and the handling is entirely in the PHY driver. Everything was reducted to the dt-bindings to describe the Serdes line. Also the property for the PHY are renamed to a more suitable name and everything is now mandatory to simplify the implementation. (the PHY are always present and active on the SoC) Also other unrelated patch are dropped from this series. Changes v3: - Drop clk changes - Drop SSR driver - Rename property in Documentation - Simplify PHY handling - Move SSR handling inside the PHY driver Changes v2: - Drop changes for simple-mfd - Rework PHY node structure to single node - Drop port-id property in favor of serdes-port and usb2-monitor-clock-sel - Make the SSR driver probe from the clock driver Christian Marangi (4): dt-bindings: soc: Add bindings for Airoha SCU Serdes lines dt-bindings: phy: Add documentation for Airoha AN7581 USB PHY phy: move Airoha PCIe PHY driver to dedicated directory phy: airoha: Add support for Airoha AN7581 USB PHY .../bindings/phy/airoha,an7581-usb-phy.yaml | 76 + MAINTAINERS | 12 +- drivers/phy/Kconfig | 11 +- drivers/phy/Makefile | 5 +- drivers/phy/airoha/Kconfig | 23 + drivers/phy/airoha/Makefile | 4 + drivers/phy/airoha/phy-airoha-pcie-regs.h | 494 +++++++ drivers/phy/airoha/phy-airoha-pcie.c | 1290 +++++++++++++++++ drivers/phy/airoha/phy-airoha-usb.c | 615 ++++++++ .../dt-bindings/phy/airoha,an7581-usb-phy.h | 11 + include/dt-bindings/soc/airoha,scu-ssr.h | 11 + scripts/tracepoint-update | Bin 0 -> 22952 bytes 12 files changed, 2538 insertions(+), 14 deletions(-) create mode 100644 Documentation/devicetree/bindings/phy/airoha,an7581-usb-phy.yaml create mode 100644 drivers/phy/airoha/Kconfig create mode 100644 drivers/phy/airoha/Makefile create mode 100644 drivers/phy/airoha/phy-airoha-pcie-regs.h create mode 100644 drivers/phy/airoha/phy-airoha-pcie.c create mode 100644 drivers/phy/airoha/phy-airoha-usb.c create mode 100644 include/dt-bindings/phy/airoha,an7581-usb-phy.h create mode 100644 include/dt-bindings/soc/airoha,scu-ssr.h create mode 100755 scripts/tracepoint-update -- 2.51.0