From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 62F9631DDAB for ; Mon, 8 Dec 2025 14:23:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765203820; cv=none; b=WoURj6810sgHMuCmXUek21qy2HXAmAA4o4DzQ3IWTKVqly01YORwVrhHgMHdxn7tXtTdsp7pkvAanoe8FyN24NgjUTXaa8eWJj6ajJutGD8IA+zyLPFH/oqD91oj11EvRpctlSmBxjH0ZrVW/X1hUvn1R7UpbQ2uVVDlQmdU4EA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765203820; c=relaxed/simple; bh=XDHLC1TToim0ot24UHTP8tg0u/f4uP/BR8HUnpB+CwQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=e4JJn+ISnwdCVFxvPxQz07IOvbxDvJ9Coy/FAv5FY9ECnmaE57h6Lbn8TZ0uO0J55WUwxhsJP1ueIY+QqJKEHwBdzxhn7Mvjo9KamJOJZmhyjCBMY+4zxbF7a/QWADFsUtlSI4DEELZsW1/q+IXsagbkduU/FDavsClB/eZb3W4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=lbYQXFg9; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="lbYQXFg9" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-477770019e4so48367295e9.3 for ; Mon, 08 Dec 2025 06:23:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765203816; x=1765808616; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2GmRPB0jBQgoThlmGWejjg28u4BOouUoY2C6pZo+51c=; b=lbYQXFg9eeFeK293NLf382K4x75cpyZ99rqY8ezFLj1AXumcNkJH7taDHPHzs4gaWE ilyEOXUUJ30D4joMBLtf9Xx8O8rrvRFWMW71il+dc8+9mH0NEztqsewkZed6xnuHDm0L OMNG+bH/8tEXJkUhk683HrxsEakxT11m/nfw4/omDqUe1HD4TCUqEbxZhKJ1YCViYCB9 vCQgLvXk6dRtTV+MMvqLJrRQ+JSqeSPpvbnaZLvFClDpsNVC9KIYCBrCvm6iUMbNiOVi GFwbEDkP+R/Yku5fzwAhx0yiNcfpDBaoKrnj1adwytnq3VyOgj/SHJ5h1sYpeucU76Wz ZAFg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765203816; x=1765808616; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2GmRPB0jBQgoThlmGWejjg28u4BOouUoY2C6pZo+51c=; b=KIq8JTqwjpeZGfFdFXWkuKoxOMOzfWzXiPJoJ/FM4UvcgtaH7ai65OXa3DDmDjEXGU pmKKw1EyOQTr86MmlL5OXKxKVmzMySoPe9pFyJWa5MCm9goEaIIss3ravY9Xvxh3jmco gR+qpWZzTvaSNMWYXYle6EwgbaPnwtro5K997WNObHtdEyiBD30D44LDZxp5Evvs0+s7 yu6MxrgX1Fx0JFLYt9WzgEQtWjH9QKPmo5wB02tG7RNToOP4DKvsAp3N9e5v9n0b0ru9 SRhM+YKQ3QwzKtNqJ9J608nJ/PeX5DMaaeNty/q1cMioHauu3yOBsLn1PFOE57zD2pPW uJCQ== X-Forwarded-Encrypted: i=1; AJvYcCWYE61ZbXeqj0SYxAUB+Sp6I5a4bIPqnjQXNXDuMetBJNjSNLEdYYcU/sndO4KMCsDPthiAYCCY9n9BeUE=@vger.kernel.org X-Gm-Message-State: AOJu0Yx3/NM1tIzQES/koUyc0oLXJDPNVQqC78i5lg5QLFrm/9xjqdr2 HQHaX9nr6mk5WlkGAq/jUWXtf86FBHkRno++gElRUh5mg74RZaZk5aBHQYri2sVEXZhD5T/qJOk oYVi/ X-Gm-Gg: ASbGncsiFRNS9toqdBubWrNjmLW806bJtBvPiOOfaBz7L2MJSn35DHpifrAuqTszHRY VMVtfY9qheQ2bQWHXkwa3liV3s5Sfwce0C0kGBYvKxO00JYcj4D7HpqMi6I1xSbgnqsLaUY4ooy aYAEvhGKTGc8AgY56xk9e+8RHjr4crCpcWwZujAGBLLtt/M2/PC45X/Lm9l1EDoDBx8/TEPV5rj EnLx2gnGT6a5mqOy+24Op7CU8VlCX7EfhdcywQCFnUJ+Xk90gZ7xu0DhtY09p07g/luiddx3uOq Dj9FRIbE4W4nnLWckuJ6Px3trJS2ajf8l1QSsrRmmHPUGCic4Acd+OKELIEq5/RBr7DZTDhzwrJ NGxKYSBtqxfh55wsC0EVjo09/rlMIq1zxwgEByayK+LZhcprURK8rsk0uOqX5zOMBMld7X69GkH 8XAHe8WwVdDT4Ig02mS3Au X-Google-Smtp-Source: AGHT+IFoZPHDAM2lHyoM1YfjpO1gRYPlnwmwM67jG630YI+YhFcyltm9tk5Ti0SdAOyhTdmrTISiWQ== X-Received: by 2002:a05:600c:1715:b0:479:3a87:2093 with SMTP id 5b1f17b1804b1-4793a8720eamr49221135e9.37.1765203815511; Mon, 08 Dec 2025 06:23:35 -0800 (PST) Received: from ho-tower-lan.lan ([185.48.77.170]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47930920e0dsm248561065e9.2.2025.12.08.06.23.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Dec 2025 06:23:35 -0800 (PST) From: James Clark Date: Mon, 08 Dec 2025 14:22:15 +0000 Subject: [PATCH v2 12/12] perf arm-spe: Don't hard code config attribute Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20251208-james-perf-config-bits-v2-12-4ac0281993b0@linaro.org> References: <20251208-james-perf-config-bits-v2-0-4ac0281993b0@linaro.org> In-Reply-To: <20251208-james-perf-config-bits-v2-0-4ac0281993b0@linaro.org> To: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , Suzuki K Poulose , Mike Leach , John Garry , Will Deacon , Leo Yan , leo.yan@arm.com Cc: linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, James Clark X-Mailer: b4 0.14.0 Use the config attribute that's published by the driver instead of hard coding "attr.config". Signed-off-by: James Clark --- tools/perf/arch/arm64/util/arm-spe.c | 15 ++++++++------- 1 file changed, 8 insertions(+), 7 deletions(-) diff --git a/tools/perf/arch/arm64/util/arm-spe.c b/tools/perf/arch/arm64/util/arm-spe.c index d5ec1408d0ae..6c3dc97fde30 100644 --- a/tools/perf/arch/arm64/util/arm-spe.c +++ b/tools/perf/arch/arm64/util/arm-spe.c @@ -256,7 +256,7 @@ static __u64 arm_spe_pmu__sample_period(const struct perf_pmu *arm_spe_pmu) static void arm_spe_setup_evsel(struct evsel *evsel, struct perf_cpu_map *cpus) { - u64 bit; + u64 pa_enable_bit; evsel->core.attr.freq = 0; evsel->core.attr.sample_period = arm_spe_pmu__sample_period(evsel->pmu); @@ -288,9 +288,10 @@ static void arm_spe_setup_evsel(struct evsel *evsel, struct perf_cpu_map *cpus) * inform that the resulting output's SPE samples contain physical addresses * where applicable. */ - bit = perf_pmu__format_bits(evsel->pmu, "pa_enable"); - if (evsel->core.attr.config & bit) - evsel__set_sample_bit(evsel, PHYS_ADDR); + + if (!evsel__get_config_val(evsel->pmu, evsel, "pa_enable", &pa_enable_bit)) + if (pa_enable_bit) + evsel__set_sample_bit(evsel, PHYS_ADDR); } static int arm_spe_setup_aux_buffer(struct record_opts *opts) @@ -397,6 +398,7 @@ static int arm_spe_recording_options(struct auxtrace_record *itr, struct perf_cpu_map *cpus = evlist->core.user_requested_cpus; bool discard = false; int err; + u64 discard_bit; sper->evlist = evlist; @@ -425,9 +427,8 @@ static int arm_spe_recording_options(struct auxtrace_record *itr, evlist__for_each_entry_safe(evlist, tmp, evsel) { if (evsel__is_aux_event(evsel)) { arm_spe_setup_evsel(evsel, cpus); - if (evsel->core.attr.config & - perf_pmu__format_bits(evsel->pmu, "discard")) - discard = true; + if (!evsel__get_config_val(evsel->pmu, evsel, "discard", &discard_bit)) + discard = !!discard_bit; } } -- 2.34.1