From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from DU2PR03CU002.outbound.protection.outlook.com (mail-northeuropeazon11021096.outbound.protection.outlook.com [52.101.65.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 48DB630C62D; Wed, 10 Dec 2025 10:16:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.65.96 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765361785; cv=fail; b=cD+jhoyLor/yDmMKLntASEWCFnpTsClkTzAarXVKKqTOug5nKci8CpqjJgEWiBEaoiuTN/k4JvISMXZgVP4V5exgBXWeXUXTvciMpHyH8mgqiZ8DGi7EDR0JOPS+cju/wl4jDLO8hltHnsq6Oc2x9dBsOICHd97q+aequ3z3B3I= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765361785; c=relaxed/simple; bh=DZ1CfheyHz/ztsY52dgA1R2pTmS/QFMWN2qBe3YYvxo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=dvDQOfqF1dHo0ACgqcxNhnO7xZDkIca7s2dGMkY09zcMyHKi2rZ6T0FfxKVJTD7bYmlKFho6voH+TfTxqzbtiTJ6zjYv0MUKnAu1PoSh8d4fIiuBT3NK53WcVgJohpKe+STBYnslyf/bCVAKbccZ3IJIJHjgLzX94lTIQ0YxQpY= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=phytec.fr; spf=pass smtp.mailfrom=phytec.fr; dkim=pass (1024-bit key) header.d=phytecmesstechnikgmbh.onmicrosoft.com header.i=@phytecmesstechnikgmbh.onmicrosoft.com header.b=IOBKlzD/; arc=fail smtp.client-ip=52.101.65.96 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=phytec.fr Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=phytec.fr Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=phytecmesstechnikgmbh.onmicrosoft.com header.i=@phytecmesstechnikgmbh.onmicrosoft.com header.b="IOBKlzD/" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=tDymRnZ7053PcgG5lOKqbobXjjubQaMsT016erkqZ+OIN9LCkbVXn3wUlkfYXmSDfZjzW0m8QTo3Yl7WifpViueQo76fuRuRqT+pg2/a8ddKxgaRZYhDXBYauMnHLtGUiw+ZdNsuBGa9XyTQTPwczpbYfr2teyLlEwZuikggAnlRB2oGNg5u6JtbwtcqQ1lC49qcEZruJlAu/US3F3E4cOH6zwJF7Fu3ymhNMhpFEnSUX0QPjPyUbrkDtm1n/bf6v13o1M/SmN7PqCz68kkbt0KrEg9zDD32ZqX0BSvztD4nZtTrSZj0qr0dzT9s47iGjTNI2157eKymK9dPI/2GNA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=MYFZcgedsHbKEWgnA4wyqEy83wP02Zn/Bu9CLJkHjjw=; b=qyzlKjRUE+Jkb1tFa5AiNqqWyhA3VSBjq2QussvykKXrMx1JGsbsvihZP4v6hPBc36wpz74WVhzfFTidSVT8e4q49InkP8wvG2OrECB2YFjy/xhCTkqdeOY3wFjVRAmlrbfRY1nT220EqoCLCGfefMUSEqIwr9XV7YNZpmZqoKuMuTwO9k0tqRmC0lyLrJ29UTacx9TdNubkmGhpafMM6YCTl9U9V2ThrJDsl6ItQZIZNIKQ91qq26MvBLPYcRusDWf/v3RucBPOp4iMoVVjtNrM8EflJYu1+fmWXSXIT51aCPYQVDNthxL2FaIOS+z7zKu9jloTQ1WWRKWf2/lcgg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 91.26.50.189) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=phytec.fr; dmarc=fail (p=quarantine sp=quarantine pct=100) action=quarantine header.from=phytec.fr; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=phytecmesstechnikgmbh.onmicrosoft.com; s=selector1-phytecmesstechnikgmbh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=MYFZcgedsHbKEWgnA4wyqEy83wP02Zn/Bu9CLJkHjjw=; b=IOBKlzD/KZuIp7HzuCZEQpw8W726P82Ip9MtWwVdpv0LkWSdrIBhSEXN72ac2HakbiTDyUtQBTjX5SOcgMhI0m96lvZ1dNyAP/ZOZ7u0fv4TgWL4LpAkp2RCe8+rjEHL3gXsYd4rFzGjR7QF6DRTx8sX/gGU2x2T015jBwm+s/s= Received: from DB9PR01CA0010.eurprd01.prod.exchangelabs.com (2603:10a6:10:1d8::15) by GVX0PFEB50821B4.EURP195.PROD.OUTLOOK.COM (2603:10a6:158:401::7e7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9412.7; Wed, 10 Dec 2025 10:16:14 +0000 Received: from DU2PEPF00028D09.eurprd03.prod.outlook.com (2603:10a6:10:1d8:cafe::6b) by DB9PR01CA0010.outlook.office365.com (2603:10a6:10:1d8::15) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9388.14 via Frontend Transport; Wed, 10 Dec 2025 10:16:19 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 91.26.50.189) smtp.mailfrom=phytec.fr; dkim=none (message not signed) header.d=none;dmarc=fail action=quarantine header.from=phytec.fr; Received-SPF: Fail (protection.outlook.com: domain of phytec.fr does not designate 91.26.50.189 as permitted sender) receiver=protection.outlook.com; client-ip=91.26.50.189; helo=Postix.phytec.de; Received: from Postix.phytec.de (91.26.50.189) by DU2PEPF00028D09.mail.protection.outlook.com (10.167.242.169) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9412.4 via Frontend Transport; Wed, 10 Dec 2025 10:16:13 +0000 Received: from Postix.phytec.de (172.25.0.11) by Postix.phytec.de (172.25.0.11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Wed, 10 Dec 2025 11:16:12 +0100 Received: from idefix.phytec.de (172.25.0.20) by mailrelayint.phytec.de (172.25.0.11) with Microsoft SMTP Server id 15.2.2562.29 via Frontend Transport; Wed, 10 Dec 2025 11:16:12 +0100 Received: from pc.home ([172.25.39.2]) by idefix.phytec.de (IBM Domino Release 9.0.1FP7) with ESMTP id 2025121011161264-311 ; Wed, 10 Dec 2025 11:16:12 +0100 From: Christophe Parant To: , , , CC: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Subject: [PATCH RESEND v2 02/11] ARM: dts: stm32: phyboard-sargas: Introduce SoM device tree Date: Wed, 10 Dec 2025 11:16:02 +0100 Message-ID: <20251210101611.27008-3-c.parant@phytec.fr> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251210101611.27008-1-c.parant@phytec.fr> References: <20251210101611.27008-1-c.parant@phytec.fr> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MIMETrack: Itemize by SMTP Server on Idefix/Phytec(Release 9.0.1FP7|August 17, 2016) at 10.12.2025 11:16:12, Serialize by Router on Idefix/Phytec(Release 9.0.1FP7|August 17, 2016) at 10.12.2025 11:16:12 X-TNEFEvaluated: 1 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028D09:EE_|GVX0PFEB50821B4:EE_ X-MS-Office365-Filtering-Correlation-Id: 5f6d9afd-5b87-4be3-97c9-08de37d52614 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|376014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?U5/QVLlkC3Yn9w/ZNoRDTFPGhK0R92jPCQ7ORI16kwMcuEZTIpmFOoTYCQeB?= =?us-ascii?Q?jjcoYbBwzv55yzAIbMJoxBWeU8COrRZ+EYyKCFNFLf0TGP78RVXMw8408mQN?= =?us-ascii?Q?bn/P3w3aGSeqV0bcQV3oUIwjfSPn84BdvY//VgrBa0RQG1fTgNe+jJf5V2Ex?= =?us-ascii?Q?2rMpn0x4gLlYl3ymN7nU0o0PETLcgUuxE++OAOY2xVl9ztWCe+0hKm5pCJZJ?= =?us-ascii?Q?4dyhCKfCsxpcrIrCsE5kvlBLZUAno97ni/Dzdfj1vc0DlP1vl79MIE5nE6dQ?= =?us-ascii?Q?q6PnMyDAcwDug+TKDmJA5najNnvD2F9ZnNbDBKF82oAH4ZY/BsX9/soexZVk?= =?us-ascii?Q?gdv+ZX5WRncuas83SZEi0faRnv1NYyf1ocedvx8KAnQ0ClCv7K9ay9CMIqHp?= =?us-ascii?Q?cPnBkGgD585wd6JIYRtKQzkXYwA+QHqmK+7aFHWXDhDubLiAK+XVNMTrqfhE?= =?us-ascii?Q?KQ6/RtQ/QbppO1mr7VrDbuVQ7vU+ad1EBDHj98Y2o/oXFb1rL7VujU29Kxz5?= =?us-ascii?Q?4NqoWc3Z6PxKp9h4ezmAOmYTDl4FshRcuw5CtFK1KZq/lZycLObnhpAI6gAb?= =?us-ascii?Q?UKiL6l6KvNAQq8eekrtsHc/b9sU7jZbdH9If8SxevRMMnf8xEAKG2sQ4Dcvx?= =?us-ascii?Q?xDOTB9g9E06qobTj+AyUKvG7kJCEuVt0k0WruTgD2mKDqhXs2iEG0sqdWPb5?= =?us-ascii?Q?+/5uqksN5XaNhAz5iSXG0FHRB2WSKwFG4wCf/W5BkoJryDwbCsqJNgbDq3He?= =?us-ascii?Q?D6uoeoTcddCMWX89vX/eFRNFV07XyzdrR1Lkt/MD37ZnLD41KV2hMFZAu2Vv?= =?us-ascii?Q?k84+FpSEbwy7ux1gVG/JNIoyW4SLrHamHZey+82I5spYvRNaEt7MYFfB9oPh?= =?us-ascii?Q?xNVpik33FaxjZW/68fkddjAIVSsejDT7mDse/KEoqyRsXtZEDvX0OEggf+Kz?= =?us-ascii?Q?Q5nGE+ft4aWZWRslq6nk7B9NaW7kElr3CNg7eiTKwP6Cw9SXvC4m5DXp9/gi?= =?us-ascii?Q?TiUH2HhX1HMfdRAz7dhhUC1n4FQg9tezG9yeQOaaiwo2G6/4KcA93G2KC7UU?= =?us-ascii?Q?vSQgzyKhvl7qyFBLw9Aixx7gis4cWJvcI0Pap3nDnoRm9XoRIfjvwKdj4TEK?= =?us-ascii?Q?5S3wAEifgIbvcs000GDgQcREWd4/js93MP65gLtR7e1VupVQylYbiTeYljF/?= =?us-ascii?Q?W6MEj77YfDRrKETX44vX571d9k0jIXW4jyKE82QymWTjw57ALIaWmfvMrqm8?= =?us-ascii?Q?mjn+WKyN6Op6KZNm3sG6VaK23zzjuqd7t9qC0QBGnsSzlzHD1bbHG2kNmpBj?= =?us-ascii?Q?sTD21vdBX3Wso2naJ7mpZPK42i9H6n/xaPE+e7qepjMqzGMJkgE35jxvAu5l?= =?us-ascii?Q?ykqQ9PLwlJkiM5JpKiBsQjQdyj59VWT0075tjbHdpMK2OQFInRiOEkw1g6xC?= =?us-ascii?Q?HVr05xcKQ/+GnYuB6PslYAkfFAhSBH7KsT6h+7f94xhPu9CVcySVp2dSawFt?= =?us-ascii?Q?/BeLSxdKFV2IkrWZg2LxXjzuJpl7rQ4RC6FIhtwcxo8mC2jr+IwgK8LNSHZt?= =?us-ascii?Q?GfRdriiRY4denTMl1s4=3D?= X-Forefront-Antispam-Report: CIP:91.26.50.189;CTRY:DE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:Postix.phytec.de;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(376014)(36860700013)(1800799024);DIR:OUT;SFP:1102; X-OriginatorOrg: phytec.fr X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Dec 2025 10:16:13.8900 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5f6d9afd-5b87-4be3-97c9-08de37d52614 X-MS-Exchange-CrossTenant-Id: e609157c-80e2-446d-9be3-9c99c2399d29 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=e609157c-80e2-446d-9be3-9c99c2399d29;Ip=[91.26.50.189];Helo=[Postix.phytec.de] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028D09.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVX0PFEB50821B4 Add stm32mp15xx-phycore-som.dtsi device tree file to split hardware features between the phyBOARD (baseboard) and the phyCORE (SoM). Signed-off-by: Christophe Parant --- .../st/stm32mp157c-phyboard-sargas-rdk.dts | 2 +- .../dts/st/stm32mp15xx-phyboard-sargas.dtsi | 317 +---------------- .../boot/dts/st/stm32mp15xx-phycore-som.dtsi | 329 ++++++++++++++++++ 3 files changed, 331 insertions(+), 317 deletions(-) create mode 100644 arch/arm/boot/dts/st/stm32mp15xx-phycore-som.dtsi diff --git a/arch/arm/boot/dts/st/stm32mp157c-phyboard-sargas-rdk.dts b/arc= h/arm/boot/dts/st/stm32mp157c-phyboard-sargas-rdk.dts index 26995eb2a619..48adc3462958 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-phyboard-sargas-rdk.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-phyboard-sargas-rdk.dts @@ -9,7 +9,7 @@ #include #include "stm32mp157.dtsi" #include "stm32mp15xc.dtsi" -#include "stm32mp15xxac-pinctrl.dtsi" +#include "stm32mp15xx-phycore-som.dtsi" #include "stm32mp15xx-phyboard-sargas.dtsi" =20 / { diff --git a/arch/arm/boot/dts/st/stm32mp15xx-phyboard-sargas.dtsi b/arch/a= rm/boot/dts/st/stm32mp15xx-phyboard-sargas.dtsi index ebbb82c09a1e..2fdab99fc562 100644 --- a/arch/arm/boot/dts/st/stm32mp15xx-phyboard-sargas.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15xx-phyboard-sargas.dtsi @@ -5,23 +5,13 @@ * Author: Dom VOVARD . */ =20 -#include -#include + #include #include #include #include -#include -#include -#include "stm32mp15-pinctrl.dtsi" =20 / { - aliases { - ethernet0 =3D ðernet0; - rtc0 =3D &i2c4=5Frtc; - rtc1 =3D &rtc; - }; - chosen { stdout-path =3D "serial0:115200n8"; }; @@ -42,48 +32,6 @@ key-enter { }; }; =20 - reserved-memory { - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges; - - retram: retram@38000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x38000000 0x10000>; - no-map; - }; - - mcuram: mcuram@30000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x30000000 0x40000>; - no-map; - }; - - mcuram2: mcuram2@10000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x10000000 0x40000>; - no-map; - }; - - vdev0vring0: vdev0vring0@10040000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x10040000 0x1000>; - no-map; - }; - - vdev0vring1: vdev0vring1@10041000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x10041000 0x1000>; - no-map; - }; - - vdev0buffer: vdev0buffer@10042000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x10042000 0x4000>; - no-map; - }; - }; - sound { compatible =3D "audio-graph-card"; label =3D "STM32MP1-PHYCORE"; @@ -93,44 +41,6 @@ sound { dais =3D <&sai2b=5Fport>, <&sai2a=5Fport>; }; - - regulator=5Fvin: regulator { - compatible =3D "regulator-fixed"; - regulator-name =3D "vin"; - regulator-min-microvolt =3D <5000000>; - regulator-max-microvolt =3D <5000000>; - regulator-always-on; - }; -}; - -ðernet0 { - pinctrl-0 =3D <ðernet0=5Frgmii=5Fpins=5Fd>; - pinctrl-1 =3D <ðernet0=5Frgmii=5Fsleep=5Fpins=5Fd>; - pinctrl-names =3D "default", "sleep"; - phy-mode =3D "rgmii-id"; - max-speed =3D <1000>; - phy-handle =3D <&phy0>; - st,eth-clk-sel; - status =3D "okay"; - - mdio { - #address-cells =3D <1>; - #size-cells =3D <0>; - compatible =3D "snps,dwmac-mdio"; - - phy0: ethernet-phy@1 { - compatible =3D "ethernet-phy-ieee802.3-c22"; - reg =3D <1>; - interrupt-parent =3D <&gpiog>; - interrupts =3D <12 IRQ=5FTYPE=5FEDGE=5FFALLING>; - ti,rx-internal-delay =3D ; - ti,tx-internal-delay =3D ; - ti,fifo-depth =3D ; - ti,min-output-impedance; - enet-phy-lane-no-swap; - ti,clk-output-sel =3D ; - }; - }; }; =20 &i2c1 { @@ -222,176 +132,6 @@ led-2 { }; }; =20 -&i2c4 { - pinctrl-names =3D "default", "sleep"; - pinctrl-0 =3D <&i2c4=5Fpins=5Fa>; - pinctrl-1 =3D <&i2c4=5Fsleep=5Fpins=5Fa>; - i2c-scl-rising-time-ns =3D <185>; - i2c-scl-falling-time-ns =3D <20>; - status =3D "okay"; - - pmic@33 { - compatible =3D "st,stpmic1"; - reg =3D <0x33>; - interrupts-extended =3D <&gpioa 0 IRQ=5FTYPE=5FEDGE=5FFALLING>; - interrupt-controller; - #interrupt-cells =3D <2>; - - regulators { - compatible =3D "st,stpmic1-regulators"; - buck1-supply =3D <®ulator=5Fvin>; - buck2-supply =3D <®ulator=5Fvin>; - buck3-supply =3D <®ulator=5Fvin>; - buck4-supply =3D <®ulator=5Fvin>; - ldo1-supply =3D <&v3v3>; - ldo2-supply =3D <&v3v3>; - ldo3-supply =3D <&vdd=5Fddr>; - ldo4-supply =3D <®ulator=5Fvin>; - ldo5-supply =3D <&v3v3>; - ldo6-supply =3D <&v3v3>; - boost-supply =3D <®ulator=5Fvin>; - pwr=5Fsw1-supply =3D <&bst=5Fout>; - pwr=5Fsw2-supply =3D <&bst=5Fout>; - - vddcore: buck1 { - regulator-name =3D "vddcore"; - regulator-min-microvolt =3D <1200000>; - regulator-max-microvolt =3D <1350000>; - regulator-always-on; - regulator-initial-mode =3D <0>; - }; - - vdd=5Fddr: buck2 { - regulator-name =3D "vdd=5Fddr"; - regulator-min-microvolt =3D <1350000>; - regulator-max-microvolt =3D <1350000>; - regulator-always-on; - regulator-initial-mode =3D <0>; - }; - - vdd: buck3 { - regulator-name =3D "vdd"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - regulator-always-on; - st,mask-reset; - regulator-initial-mode =3D <0>; - }; - - v3v3: buck4 { - regulator-name =3D "v3v3"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - regulator-always-on; - regulator-initial-mode =3D <0>; - }; - - v1v8=5Faudio: ldo1 { - regulator-name =3D "v1v8=5Faudio"; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <1800000>; - regulator-always-on; - interrupts =3D ; - - }; - - vdd=5Feth=5F2v5: ldo2 { - regulator-name =3D "dd=5Feth=5F2v5"; - regulator-min-microvolt =3D <2500000>; - regulator-max-microvolt =3D <2500000>; - regulator-always-on; - interrupts =3D ; - - }; - - vtt=5Fddr: ldo3 { - regulator-name =3D "vtt=5Fddr"; - regulator-min-microvolt =3D <500000>; - regulator-max-microvolt =3D <750000>; - regulator-always-on; - regulator-over-current-protection; - }; - - vdd=5Fusb: ldo4 { - regulator-name =3D "vdd=5Fusb"; - interrupts =3D ; - }; - - vdda: ldo5 { - regulator-name =3D "vdda"; - regulator-min-microvolt =3D <2900000>; - regulator-max-microvolt =3D <2900000>; - interrupts =3D ; - regulator-boot-on; - }; - - vdd=5Feth=5F1v0: ldo6 { - regulator-name =3D "vdd=5Feth=5F1v0"; - regulator-min-microvolt =3D <1000000>; - regulator-max-microvolt =3D <1000000>; - regulator-always-on; - interrupts =3D ; - - }; - - vref=5Fddr: vref=5Fddr { - regulator-name =3D "vref=5Fddr"; - regulator-always-on; - }; - - bst=5Fout: boost { - regulator-name =3D "bst=5Fout"; - interrupts =3D ; - }; - - vbus=5Fotg: pwr=5Fsw1 { - regulator-name =3D "vbus=5Fotg"; - interrupts =3D ; - regulator-active-discharge =3D <1>; - }; - - vbus=5Fsw: pwr=5Fsw2 { - regulator-name =3D "vbus=5Fsw"; - interrupts =3D ; - regulator-active-discharge =3D <1>; - }; - }; - - onkey { - compatible =3D "st,stpmic1-onkey"; - interrupts =3D , - ; - interrupt-names =3D "onkey-falling", - "onkey-rising"; - power-off-time-sec =3D <10>; - }; - - watchdog { - compatible =3D "st,stpmic1-wdt"; - }; - }; - - i2c4=5Feeprom: eeprom@50 { - compatible =3D "microchip,24c32", - "atmel,24c32"; - reg =3D <0x50>; - }; - - i2c4=5Frtc: rtc@52 { - compatible =3D "microcrystal,rv3028"; - reg =3D <0x52>; - }; -}; - -&ipcc { - status =3D "okay"; -}; - -&iwdg2 { - timeout-sec =3D <32>; - status =3D "okay"; -}; - &m=5Fcan2 { pinctrl-names =3D "default", "sleep"; pinctrl-0 =3D <&m=5Fcan2=5Fpins=5Fa>; @@ -399,46 +139,6 @@ &m=5Fcan2 { status =3D "okay"; }; =20 -&m4=5Frproc { - memory-region =3D <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, - <&vdev0vring1>, <&vdev0buffer>; - mboxes =3D <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>; - mbox-names =3D "vq0", "vq1", "shutdown", "detach"; - interrupt-parent =3D <&exti>; - interrupts =3D <68 1>; - status =3D "okay"; -}; - -&pwr=5Fregulators { - vdd-supply =3D <&vdd>; - vdd=5F3v3=5Fusbfs-supply =3D <&vdd=5Fusb>; -}; - -&qspi { - pinctrl-names =3D "default", "sleep"; - pinctrl-0 =3D <&qspi=5Fclk=5Fpins=5Fa &qspi=5Fbk1=5Fpins=5Fa>; - pinctrl-1 =3D <&qspi=5Fclk=5Fsleep=5Fpins=5Fa &qspi=5Fbk1=5Fsleep=5Fpins= =5Fa>; - status =3D "okay"; - - flash0: flash@0 { - compatible =3D "winbond,w25q128", "jedec,spi-nor"; - reg =3D <0>; - spi-rx-bus-width =3D <4>; - spi-max-frequency =3D <50000000>; - m25p,fast-read; - #address-cells =3D <1>; - #size-cells =3D <1>; - }; -}; - -&rng1 { - status =3D "okay"; -}; - -&rtc { - status =3D "okay"; -}; - &sai2 { clocks =3D <&rcc SAI2>, <&rcc PLL3=5FQ>, <&rcc PLL3=5FR>; clock-names =3D "pclk", "x8k", "x11k"; @@ -492,21 +192,6 @@ &sdmmc1 { status =3D "okay"; }; =20 -&sdmmc2 { - pinctrl-names =3D "default", "opendrain", "sleep"; - pinctrl-0 =3D <&sdmmc2=5Fb4=5Fpins=5Fa &sdmmc2=5Fd47=5Fpins=5Fe>; - pinctrl-1 =3D <&sdmmc2=5Fb4=5Fod=5Fpins=5Fa &sdmmc2=5Fd47=5Fpins=5Fe>; - pinctrl-2 =3D <&sdmmc2=5Fb4=5Fsleep=5Fpins=5Fa &sdmmc2=5Fd47=5Fsleep=5Fpi= ns=5Fe>; - non-removable; - no-sd; - no-sdio; - st,neg-edge; - bus-width =3D <8>; - vmmc-supply =3D <&v3v3>; - vqmmc-supply =3D <&v3v3>; - mmc-ddr-3=5F3v; -}; - &spi1 { pinctrl-names =3D "default", "sleep"; pinctrl-0 =3D <&spi1=5Fpins=5Fa>; diff --git a/arch/arm/boot/dts/st/stm32mp15xx-phycore-som.dtsi b/arch/arm/b= oot/dts/st/stm32mp15xx-phycore-som.dtsi new file mode 100644 index 000000000000..660cdc260963 --- /dev/null +++ b/arch/arm/boot/dts/st/stm32mp15xx-phycore-som.dtsi @@ -0,0 +1,329 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) Phytec GmbH 2019-2020 - All Rights Reserved + * Author: Dom VOVARD + * Copyright (C) 2022-2023 Steffen Trumtrar + * Copyright (C) 2024 PHYTEC Messtechnik GmbH + * Author: Christophe Parant + */ + +#include +#include +#include +#include +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxac-pinctrl.dtsi" + +/ { + + aliases { + ethernet0 =3D ðernet0; + rtc0 =3D &i2c4=5Frtc; + rtc1 =3D &rtc; + }; + + reserved-memory { + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + retram: retram@38000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x38000000 0x10000>; + no-map; + }; + + mcuram: mcuram@30000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x30000000 0x40000>; + no-map; + }; + + mcuram2: mcuram2@10000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x10000000 0x40000>; + no-map; + }; + + vdev0vring0: vdev0vring0@10040000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x10040000 0x1000>; + no-map; + }; + + vdev0vring1: vdev0vring1@10041000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x10041000 0x1000>; + no-map; + }; + + vdev0buffer: vdev0buffer@10042000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x10042000 0x4000>; + no-map; + }; + }; + + regulator=5Fvin: regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "vin"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; +}; + +ðernet0 { + pinctrl-0 =3D <ðernet0=5Frgmii=5Fpins=5Fd>; + pinctrl-1 =3D <ðernet0=5Frgmii=5Fsleep=5Fpins=5Fd>; + pinctrl-names =3D "default", "sleep"; + phy-mode =3D "rgmii-id"; + max-speed =3D <1000>; + phy-handle =3D <&phy0>; + st,eth-clk-sel; + status =3D "okay"; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + compatible =3D "snps,dwmac-mdio"; + + phy0: ethernet-phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <1>; + interrupt-parent =3D <&gpiog>; + interrupts =3D <12 IRQ=5FTYPE=5FEDGE=5FFALLING>; + ti,rx-internal-delay =3D ; + ti,tx-internal-delay =3D ; + ti,fifo-depth =3D ; + ti,min-output-impedance; + enet-phy-lane-no-swap; + ti,clk-output-sel =3D ; + }; + }; +}; + +&i2c4 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&i2c4=5Fpins=5Fa>; + pinctrl-1 =3D <&i2c4=5Fsleep=5Fpins=5Fa>; + i2c-scl-rising-time-ns =3D <185>; + i2c-scl-falling-time-ns =3D <20>; + status =3D "okay"; + + pmic@33 { + compatible =3D "st,stpmic1"; + reg =3D <0x33>; + interrupts-extended =3D <&gpioa 0 IRQ=5FTYPE=5FEDGE=5FFALLING>; + interrupt-controller; + #interrupt-cells =3D <2>; + + regulators { + compatible =3D "st,stpmic1-regulators"; + buck1-supply =3D <®ulator=5Fvin>; + buck2-supply =3D <®ulator=5Fvin>; + buck3-supply =3D <®ulator=5Fvin>; + buck4-supply =3D <®ulator=5Fvin>; + ldo1-supply =3D <&v3v3>; + ldo2-supply =3D <&v3v3>; + ldo3-supply =3D <&vdd=5Fddr>; + ldo4-supply =3D <®ulator=5Fvin>; + ldo5-supply =3D <&v3v3>; + ldo6-supply =3D <&v3v3>; + boost-supply =3D <®ulator=5Fvin>; + pwr=5Fsw1-supply =3D <&bst=5Fout>; + pwr=5Fsw2-supply =3D <&bst=5Fout>; + + vddcore: buck1 { + regulator-name =3D "vddcore"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1350000>; + regulator-always-on; + regulator-initial-mode =3D <0>; + }; + + vdd=5Fddr: buck2 { + regulator-name =3D "vdd=5Fddr"; + regulator-min-microvolt =3D <1350000>; + regulator-max-microvolt =3D <1350000>; + regulator-always-on; + regulator-initial-mode =3D <0>; + }; + + vdd: buck3 { + regulator-name =3D "vdd"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + st,mask-reset; + regulator-initial-mode =3D <0>; + }; + + v3v3: buck4 { + regulator-name =3D "v3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-initial-mode =3D <0>; + }; + + v1v8=5Faudio: ldo1 { + regulator-name =3D "v1v8=5Faudio"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + interrupts =3D ; + + }; + + vdd=5Feth=5F2v5: ldo2 { + regulator-name =3D "dd=5Feth=5F2v5"; + regulator-min-microvolt =3D <2500000>; + regulator-max-microvolt =3D <2500000>; + regulator-always-on; + interrupts =3D ; + + }; + + vtt=5Fddr: ldo3 { + regulator-name =3D "vtt=5Fddr"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <750000>; + regulator-always-on; + regulator-over-current-protection; + }; + + vdd=5Fusb: ldo4 { + regulator-name =3D "vdd=5Fusb"; + interrupts =3D ; + }; + + vdda: ldo5 { + regulator-name =3D "vdda"; + regulator-min-microvolt =3D <2900000>; + regulator-max-microvolt =3D <2900000>; + interrupts =3D ; + regulator-boot-on; + }; + + vdd=5Feth=5F1v0: ldo6 { + regulator-name =3D "vdd=5Feth=5F1v0"; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1000000>; + regulator-always-on; + interrupts =3D ; + + }; + + vref=5Fddr: vref=5Fddr { + regulator-name =3D "vref=5Fddr"; + regulator-always-on; + }; + + bst=5Fout: boost { + regulator-name =3D "bst=5Fout"; + interrupts =3D ; + }; + + vbus=5Fotg: pwr=5Fsw1 { + regulator-name =3D "vbus=5Fotg"; + interrupts =3D ; + regulator-active-discharge =3D <1>; + }; + + vbus=5Fsw: pwr=5Fsw2 { + regulator-name =3D "vbus=5Fsw"; + interrupts =3D ; + regulator-active-discharge =3D <1>; + }; + }; + + onkey { + compatible =3D "st,stpmic1-onkey"; + interrupts =3D , + ; + interrupt-names =3D "onkey-falling", + "onkey-rising"; + power-off-time-sec =3D <10>; + }; + + watchdog { + compatible =3D "st,stpmic1-wdt"; + }; + }; + + i2c4=5Feeprom: eeprom@50 { + compatible =3D "microchip,24c32", + "atmel,24c32"; + reg =3D <0x50>; + }; + + i2c4=5Frtc: rtc@52 { + compatible =3D "microcrystal,rv3028"; + reg =3D <0x52>; + }; +}; + +&ipcc { + status =3D "okay"; +}; + +&iwdg2 { + timeout-sec =3D <32>; + status =3D "okay"; +}; + +&m4=5Frproc { + memory-region =3D <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, + <&vdev0vring1>, <&vdev0buffer>; + mboxes =3D <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>; + mbox-names =3D "vq0", "vq1", "shutdown", "detach"; + interrupt-parent =3D <&exti>; + interrupts =3D <68 1>; + status =3D "okay"; +}; + +&pwr=5Fregulators { + vdd-supply =3D <&vdd>; + vdd=5F3v3=5Fusbfs-supply =3D <&vdd=5Fusb>; +}; + +&qspi { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&qspi=5Fclk=5Fpins=5Fa &qspi=5Fbk1=5Fpins=5Fa>; + pinctrl-1 =3D <&qspi=5Fclk=5Fsleep=5Fpins=5Fa &qspi=5Fbk1=5Fsleep=5Fpins= =5Fa>; + status =3D "okay"; + + flash0: flash@0 { + compatible =3D "winbond,w25q128", "jedec,spi-nor"; + reg =3D <0>; + spi-rx-bus-width =3D <4>; + spi-max-frequency =3D <50000000>; + m25p,fast-read; + #address-cells =3D <1>; + #size-cells =3D <1>; + }; +}; + +&rng1 { + status =3D "okay"; +}; + +&rtc { + status =3D "okay"; +}; + +&sdmmc2 { + pinctrl-names =3D "default", "opendrain", "sleep"; + pinctrl-0 =3D <&sdmmc2=5Fb4=5Fpins=5Fa &sdmmc2=5Fd47=5Fpins=5Fe>; + pinctrl-1 =3D <&sdmmc2=5Fb4=5Fod=5Fpins=5Fa &sdmmc2=5Fd47=5Fpins=5Fe>; + pinctrl-2 =3D <&sdmmc2=5Fb4=5Fsleep=5Fpins=5Fa &sdmmc2=5Fd47=5Fsleep=5Fpi= ns=5Fe>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width =3D <8>; + vmmc-supply =3D <&v3v3>; + vqmmc-supply =3D <&v3v3>; + mmc-ddr-3=5F3v; +}; --=20 2.34.1