From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 89DB53EE1C5 for ; Thu, 16 Apr 2026 20:19:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370802; cv=none; b=QW+IH6PeM1ZzSbwwLUO380UiBwboNZIWAW28lCD61o6D6t68hs+pL7ZJ38FqxzkWJHKbYzK4XpsLmRNaVl4wNC/a78Auo6MHZ0B1iN1vsijexTizKolnEl8faPPc6AiEZtPK64WQ/MG2+f3ksvUYOGrHhwCbdcQ6d/CfTPrpdNY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370802; c=relaxed/simple; bh=qznDUZF4ymL51U10pRa61DaVkLGHZutq7Ba8beA/2rQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LzGfh9s7/iPpfNHH21yil9J/W6BC6oD9P9/FIIFdGvAfbitM8jkvi2RBuYJKGLR+EuytOdTuZMSs7YSCIvqF/CIS8JQKaxBUdRxQUA4/49aSZLaA/0XHS6ks5lHXSbeSt5rBJutaAy0AP23QG8ifeMoWtjT1+dYo+QkeqUKkmp8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ty+F0I2T; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ty+F0I2T" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43d70b3e159so2355590f8f.0 for ; Thu, 16 Apr 2026 13:19:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370792; x=1776975592; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=v8h2Y0LqQPmXTQq5JIHTyL05LcABjHyNOjfeQXRiytA=; b=Ty+F0I2THuBt28kwuJO87ifq4wXoGmjYySh9vCsAjRVL19/LGjGZsmVBhYTjwzdyvD ziguHjLM+m9qA0qsdgSIp90oSsmRJQ0cMhD3qixS8VO/0gkqJlxnlcfMiwW1sf8BUCmc dR2vnkXbPFf0pufUtNxLIzjUHxXDT8dM5Rq0SxLMv2kb/SE3l72b2UDF2irtLS/0QZty qYaMo7YCFNeWkS/dghYNx9qulbQYdaU2b2Z8fwK7lv8u3HT/GkZZ5sQT3sAeqW/YIruo 98CNTMLPi8wQF+YHlCB7T/IyeLUAxgysh1xa/ukZnrKZnmUSfiMRHgV1dHK4XMJBb74V ZW2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370792; x=1776975592; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=v8h2Y0LqQPmXTQq5JIHTyL05LcABjHyNOjfeQXRiytA=; b=RXYcWQb7TIC2d72J0Y9TNusBDFE0LZGE9dmiixz/AFOidXkTvQ+Zut73rgzv2ipQdD nt9WetrZmlomk/VsXrUfNVD3ea2VK7GzHhzLOwSPGpC1BVQrIwnGCvy97rMlAd69S1Fk 9iol1sgiEycygAhn3eYH++xe10F+nbVlE2JVGH1y7+1ptbkC5qnOI2XgQ4UOmrAc6FkT zZ5+sP3g3CT5G8e4ql+FumPoEaGds8GJHwYaOhDyCJ8O5u0jlg693HCdWKP7zFJl48Cy Z1SfpsHdUsod4B6ndu6Rm7GzrM4nKTqMZf3OeyGRgZYxKUxmwtOl/WKIlC4vLceSoiD2 R1iw== X-Forwarded-Encrypted: i=1; AFNElJ93nKL0XfGWKnx2yLHATZGrx6KBViz7bfT9yRDnr2nx5M/LJkgOOC/9Yn3KUny/OVZ5r66sk00V4DTArrc=@vger.kernel.org X-Gm-Message-State: AOJu0YyWiEb7QsFbSDTgDYBU7XLn68b0rlBP+hVmoXSeac+5j1rFtwjG AWl9vW8EOFIVReI/O2mEmejqvooawP8tRZwVfQOd0wm4NoYUD2BcGcgf X-Gm-Gg: AeBDieuXJpAQt0hGIOwMztW7lQWfIQmhs4oIA/NjGEyXj4e1aSZ1eZTIFTEY0FcY8KC mAdJ4V6u+QmczRy6an3HHeBM5acqaUvgIjo7rvV1ykmfml6nYmldGz9yR0cilN1SvC8EWz0NHVs qReZsZKNpy+SIT+9ONYBVADeFUFzul680LlknZADDGg19z+hMKPYIUwZtIt8wuOuqfrdnUKJZJZ Cvp4bDO9TOabLq/+Y63QhIBFftSQfzfCDHkuKT6FGyXAmWi8HBIf/0nUQZdH7a/vTK9uwlibaql 5NT6RiyRQQt670T71elGU5HW06B1Q8zsNsQPX1cte+wnxwvrzXU10P5Usmv8E5DSP9/pYOSi7oG AcBl0/zsfvwzNCeMRLQAt1qobolFnCQ3m79ta//HwyK3QBi/O0ajlJmcIrmy8wVIK7ByqbOaSnS w/6TFzAL3RS1tLXBdTIGnLHILIpDH7jFaOYEIm1IEgTDJCbQ== X-Received: by 2002:a05:6000:2507:b0:43f:dd91:b022 with SMTP id ffacd0b85a97d-43fe15921d9mr1107123f8f.35.1776370792338; Thu, 16 Apr 2026 13:19:52 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:19:51 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:13 +0300 Subject: [PATCH v4 5/8] ARM: dts: Add an armv7 timer for zx297520v3 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260416-send-v4-5-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2173; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=qznDUZF4ymL51U10pRa61DaVkLGHZutq7Ba8beA/2rQ=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URLmC/Ml0WI6oXBseumjwXn28obZZCF4EpdN YrIUFZfFdCJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFESxsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiLhmQ//UVrPeabRAXHovU4jP/ngUiwqsT0Mhf0 iBG/XcA4xed8cfu1/ySQqe+/PWLyX6Cipm7fzVo64+FethSj9Izuj6UJLgcMhiWGudtOt48RqtR 1uwTO9iw20JHJaoZ8+bfhpYXVIEP+5DwPvZgVnHvhyv48I9tcDq0n+cZ1/QQFEKmMB2r+T+ti0j I/Cum4GyJNkgVjB+s9uyDPjDLxhprXBiNyTPuRjjgr/go24CU9z6KbDtIRcF+Jk2DI+s85qiV+8 pg/t6wnkPSH1Bun+K0gdz/hG+lqZxBlxLXYSGCpE9sTQe6ANvEk8zblgqtyfOwobHn66F6r6Oj4 XHoxuxicDDhRxV+G9QFRZ2PSfISr+F8kzXxFnsLYmWs46rtdLzgekmb+lGlAwaDpv7E7O5RaRcN fF8d4Zd8Ozn3Q6d5cGmdV9Y1WU80kl6PdQ455AxH6Oyh3Pz24bHiTAxi1L3qXGK68r/4LTgWYj3 LItQiRqLd8M5sl4c6OqTE9gI1g7XqCUPyco3cNHGZS1f4bLcSHklxj0fSMpEh7XEaqD6OqU/g3C YhP8RQzokDwE0Nsao1Gx5X+38CZptNXSg8bOSsCM8erfIRLS6Bk5BuLXadRJ8fxES01bOkh6Jh4 6XVyBsq25YqVCPC3g8LoSU3YWxL9XL5e7EtrA7cR1uWEtgbBAagk= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 The stock kernel does not use this timer, but it seems to work fine. The board has other board-specific timers that would need a driver and I see no reason to bother with them since the arm standard timer works. The caveat is the non-standard GIC setup needed to handle the timer's level-low PPI. This is the responsibility of the boot loader and documented in Documentation/arch/arm/zte/zx297520v3.rst. Signed-off-by: Stefan Dösinger --- arch/arm/boot/dts/zte/zx297520v3.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm/boot/dts/zte/zx297520v3.dtsi b/arch/arm/boot/dts/zte/zx297520v3.dtsi index d6c71d52b26c..ecd07f3fb8b3 100644 --- a/arch/arm/boot/dts/zte/zx297520v3.dtsi +++ b/arch/arm/boot/dts/zte/zx297520v3.dtsi @@ -24,6 +24,15 @@ soc { interrupt-parent = <&gic>; ranges; + /* The GIC has a non-standard way of configuring ints between level-low/level + * high or rising edge/falling edge at 0xf2202070 and onwards. See AP_INT_MODE_BASE + * and AP_PPI_MODE_REG in the ZTE kernel, although the offsets in the kernel source + * seem wrong. + * + * Everything defaults to active-high/rising edge, but the timer is active-low. We + * currently rely on the boot loader to change timer IRQs to active-low for us for + * now. + */ gic: interrupt-controller@f2000000 { compatible = "arm,gic-v3"; interrupt-controller; @@ -33,5 +42,20 @@ gic: interrupt-controller@f2000000 { reg = <0xf2000000 0x10000>, <0xf2040000 0x20000>; }; + + timer { + compatible = "arm,armv7-timer"; + interrupts = , + , + , + ; + clock-frequency = <26000000>; + interrupt-parent = <&gic>; + /* I don't think uboot sets CNTVOFF and the stock kernel doesn't use the + * arm timer at all. Since this is a single CPU system I don't think it + * really matters that the offset is random though. + */ + arm,cpu-registers-not-fw-configured; + }; }; }; -- 2.52.0