From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-dy1-f173.google.com (mail-dy1-f173.google.com [74.125.82.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6ED42392829 for ; Tue, 28 Apr 2026 02:34:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777343668; cv=none; b=fqVD4F5x/XrhKaBLczWDLO98G/xMfQFbl4o77/bv2wkXUXMpctXtikzrxGGkB7RtWBu0Xdh1Zh1i9T3b5ZV+OV2ouIr2XJm0qm0kxjUFq6BwD+o6LaBdlONNsHGx6VjwK2FxOm7rA9QvvqqYsLFfPru6MwbinpxKWAVha7zCX48= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777343668; c=relaxed/simple; bh=CJUlV5ZGL2a0Kw37Rv/d6rN43lebSWKZyj19oPTDg2A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hZqXTQZqq5thaNHKy00p6dvd9qdtgvSxb6wl7jbKWqOb9uwdIiNRq5uOKBGXbVcAb1Um/1q/IQNrtGsWPtYVYTESN4I6pGyZLntrdap2xpA/J6sN9x6HOftirIbOUiNmepFsbTX15QuNq9h7tflDJS5J64IwUGrqkUvxoSnCpjU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=d9ItfmiJ; arc=none smtp.client-ip=74.125.82.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="d9ItfmiJ" Received: by mail-dy1-f173.google.com with SMTP id 5a478bee46e88-2b4520f6b32so15703018eec.0 for ; Mon, 27 Apr 2026 19:34:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777343666; x=1777948466; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DIvaBLCfPoEc37CPnNNc7g+bHLIb1FyeO/iLLKd/V/8=; b=d9ItfmiJSE200ul8V88MArVBTVlGWKgdQJPc7OVHmePD4OamPh6nM+Kqgm9/TKDdwM AFxSxco2bkFqhdWhtAGwHZ55QSkBi0tfJImOZGi/7bAXa90XBBQEpIkcBsMW/SxLg/qL Sd8n8AmLvPWiQPb1cZQkhb0AvvtQqZIhlrYOJJUcO9rAyyrbgnTsyiB4l/ytKk55lP6a efHC1CsglOwZbtC52XJjden48132VAbnDm/0hzO2wudbYFBjpwTIzqrPmzcJK/I4uSm0 lnuNpTBzVbaRtSK+wDTCxk9W6IUQ1kFaRUbaufVfTEL0/ipL4w7e59RL2ziLemQkNsiR oxCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777343666; x=1777948466; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=DIvaBLCfPoEc37CPnNNc7g+bHLIb1FyeO/iLLKd/V/8=; b=pB5Bs6SPkfFN1N/4eCrCeyzMzeugCv0xAdgE7WTpgZymwd9vzca/FTN2/bn8pZKUaA jw64UY8axOYS1qv2dU8TS20vmSk6h4n/FmiMummwEvOsMPkcxPJ9ry0xdbr9335U4OGv hnBJEgnHDMFQJ23wMiTPiQV9DF0Ub54OHGCf5PqHaf/O6QOwsElwLaFMBzrVyWqTCO3r sLdP5TfaZ+o9FafZ9yqBoUukCpIHppORDqL97yxdSjUYpZgn+uHbLzbvGfj8290us/ny ufexbuh65uq1qHRS6pr2fz55Zd6ZZvQJtZI4fRG+PEpL9uqyXadiHL5ZobxOEk2u45zC gbmw== X-Gm-Message-State: AOJu0Yy3TsarDu98l3McysjzzuY5MyUPEmn+v/1qzQJxIbwylfrDB+LA yILmKn2+iXYFiAIPlhHC2QN2MlFuIi5yOiPVj/64qC4ZhpgI+9aXhDpd7Z5Ib+Zs X-Gm-Gg: AeBDiev+Hf4acMvz5ZW/NfisX6+V0ex4tGPO+BMmpO30lWKAvCbK4YCbG4SAHNpI6Ii s7JZFUgO81KKMZyq1EVNH9quICNx+3n+UggykDBoaMU2wtJQajaPEgRnDQnopJ6YmkTEQVbIoRJ JSK2W1JD9d9x1GLx+5TeQgcjsqJqTCN6UCdq0QtTD1GwlzsjbHa41FF3MRUHOfldg5jzmGLDlc8 8CKYl5JDwGuzbQwMFouAvmPVhfnhOK7YXCf9rK0Fw2vX6j5TX3SD2RpV+/wfwbA2B0gQImpH4St tfe+avoNrjnEzhal0zd4PWz2oydD3fc9KL9pxZdplPMw3ijNnH+yYOLf9yS1NQkewV028dcWQls bhaRohchxhLReNDMP539SwsIE5XDdsmPqvHC+sBb5jLfqAPS1qQJd/0ixsvOI7qCX6wz2TAIjI/ PyUifp+7yFQ/Y6cXO540zF/7Ey+14kDm13TN7i/9Vswg== X-Received: by 2002:a05:7300:4309:b0:2e2:d94d:6175 with SMTP id 5a478bee46e88-2ed0a066883mr649285eec.12.1777343666244; Mon, 27 Apr 2026 19:34:26 -0700 (PDT) Received: from arch.localdomain ([2409:8a28:a59:55d1::1002]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2ed0a13ebe6sm1088066eec.30.2026.04.27.19.34.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 19:34:26 -0700 (PDT) From: Jun Yan To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-leds@vger.kernel.org Cc: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, luccafachinetti@gmail.com, pzalewski@thegoodpenguin.co.uk, daniel@zonque.org, Jun Yan Subject: [PATCH v2 3/5] dt-bindings: leds: leds-is31fl32xx: Add shutdown-gpios property Date: Tue, 28 Apr 2026 10:33:59 +0800 Message-ID: <20260428023401.330308-4-jerrysteve1101@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260428023401.330308-1-jerrysteve1101@gmail.com> References: <20260428023401.330308-1-jerrysteve1101@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The IS31FL32XX series features an SDB shutdown pin. Driving it low (active low) places the chip into hardware shutdown mode for power saving, while all register contents are preserved and registers are not reset. Add shutdown-gpios property to describe the GPIO connected to the SDB pin of IS31FL32XX series LED controllers. Signed-off-by: Jun Yan --- .../devicetree/bindings/leds/issl,is31fl32xx.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml b/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml index 25ce67940c88..4654aa07dc63 100644 --- a/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml +++ b/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml @@ -45,6 +45,15 @@ properties: When present, the chip's PWM will operate at ~22kHz as opposed to ~3kHz to move the operating frequency out of the audible range. + shutdown-gpios: + maxItems: 1 + description: + GPIO connected to the chip's SDB pin. + Driving this GPIO low places the chip into hardware shutdown mode + for power saving. All register contents are preserved and registers + are not reset during shutdown. The chip exits hardware shutdown mode + when the SDB pin is pulled high. + "#address-cells": const: 1 @@ -158,6 +167,7 @@ additionalProperties: false examples: - | + #include #include i2c { @@ -170,6 +180,8 @@ examples: #address-cells = <1>; #size-cells = <0>; + shutdown-gpios = <&gpio0 11 GPIO_ACTIVE_LOW>; + led@1 { reg = <1>; color = ; -- 2.53.0