From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pg1-f172.google.com (mail-pg1-f172.google.com [209.85.215.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC08326F2B9 for ; Sat, 9 May 2026 05:11:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778303490; cv=none; b=dGPjqPnsfsu/g4xn2VrC+uB00niM22e9y8/jH8pKob7ick9i8FujjGAV8aUCvEfpeGFCOn8oZ6J+cyImvlrIwpHUIkFGh7Wk85FzbKU+2PoOYyfXmNvpdwByq//zcZ0snZGdGfCwppXGvBChfrnemogAEtt9mCHagXoFMrtSECY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778303490; c=relaxed/simple; bh=vqf9cXRfFn9C97UZ7Rrp6ta1EJUwME/SlnC8suh7SYM=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=PR6BpXNCu/UMJKCvt1UEspjxEj9hpxtNOpzemg7LjCbOQgOt+KI48w5EvanqyozR8yjReqGFwTd21eIropsa/TfG/2Nfk/d7zL7fOyg4fTllOp7IpVeR0q3kLLEW9Bx1lZqheOHeDglrZUKyRS/+uWEwW8SA/UkT5LYZDXFXkHc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dtRsF3r2; arc=none smtp.client-ip=209.85.215.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dtRsF3r2" Received: by mail-pg1-f172.google.com with SMTP id 41be03b00d2f7-c7b9f54d3deso1697215a12.1 for ; Fri, 08 May 2026 22:11:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778303488; x=1778908288; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=Zmbb0GtvOQ3Ohjh7GZ3z5cRx9zjtJUSAuN49gAkn1Qo=; b=dtRsF3r2Iwz12n2qOSM79F42ZSsnKvNqcviDbQ5zhsCGN/BaZw3CmHSOYzivamzh/J LwDIj5IfyytErcJ/TBjLr1c3atKSuphUrZ4QlQXPj6ZPZbrOLi96k6SsP4zPnEFhVkAA hw93LedMY+bKbyokR4cHQuNzVxQkuWEUXwpCxt79+vzCb8od+Cp+RUq+Teb7dAEqrtHE ecKbxkCHVwlHeYYh2ZOznVKLgGcKW4NKxaYXWYRKvmBzevNjPv9ssm0PKk9R6RJ2/uFS IJke+/gqzowJ/Mh1oGLHnEK2gmuFqlL4BIEU7k8v17N1GnH/Q5C5qD6LXt2jsnbzU8Gc qWTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778303488; x=1778908288; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=Zmbb0GtvOQ3Ohjh7GZ3z5cRx9zjtJUSAuN49gAkn1Qo=; b=ihGfqNQcB7X16+PlO6Z5dJz9A2alaJLgUhAXBG9UOqubsueh74nZu0q8JZ1PpVWBO0 gVPDY+lxeUbDwqdCl23aEIgrpgxzhmB1EHv0agCXw+8hg8VUOT7PSscIUCOL28BqGCMq zgGqgkeY9gay9b0MlXgRYmt/e0NaLos3ZpAKmP6a760s8R2xnC52qantCOPQYVt1AQ3t XtaOstSrzzaITKqvCUc0COdrGhKVZeThbJwdeV/E8EYDfsJEjrofhkweN3a56feaDsJS HA4QxtNzDkNy+2Oo/Cnywlj7ottGs1hgvtz6mdn14QZx+DI510Nff5jBDLZy1oiPX81b eTlw== X-Forwarded-Encrypted: i=1; AFNElJ/g+p8bY6EtOVdbypurqCGm2b8ng5Q5jF/GVXhtZGP44IKLhQy9UvvZGZWfgBd5cyuxnqeIopyidYTE0qE=@vger.kernel.org X-Gm-Message-State: AOJu0YxvID7xMt8EgVaygIp7Nxptt/OudgDQgB+9xSEU09ejffUBpsi1 W47BAceIh/+cFg3NXvN9QoEhInISnhhQG3S6K73/Iq4+aB1UMBQG/p7J X-Gm-Gg: Acq92OGVOsQDYhmWQ0V07pZq0OlX+BVv9JE7c/qtiFeCaAmBves6qONFF2V6y9UsCaP 9W+2B/Gl4StRsgRkSXqmnbDLjnh/y46mYQAnUr5O3n1ITu/MEAjfeXETMDoDJPRGVFZ/6Y78Sq3 urdbsFsQ1JTsrBOEDGorIgaXobtFax+mnkCzraAud7qM+UmK2BSMshrBmM/3OOGFGGUp/MsTx4b evFJ+bzjISqPU5Y6h0TZkrAQRElFAEYKbT5SJ1klDCyUK1lrRgtf+rvcl2VQZZ75OtY8PpE9Bqv F4yQNMX/Mlal7HHGfXqH+2TRK5Tr9HrbavSY6jCwwNhRZGxDzRewfYUUVDuWvtmPb6egWH+uoWV /Yb5pYbY7uZ/kY7piznmKmtjPx6Y4Ni6hfGicBgil8NCoouh9EgP3ouGiKxeiPhoKL2p3IXGmsj Y7B9kHRNUNRepL+oL/EwEvA1rPOwVoV0XxHl+zCcYVqgkb+4NUPe+28/4y+IdiN/eA8xUI1zXjD 6RC8qjWmUIv1bhZks4mojNXWjXasg6MPI0= X-Received: by 2002:a17:903:1cd:b0:2ba:36f4:5844 with SMTP id d9443c01a7336-2ba78f63de4mr161628525ad.7.1778303487952; Fri, 08 May 2026 22:11:27 -0700 (PDT) Received: from ryzen ([2601:644:8000:5b5d:7285:c2ff:fe45:8a32]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2baf1d2709bsm41892915ad.5.2026.05.08.22.11.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 22:11:27 -0700 (PDT) From: Rosen Penev To: linux-clk@vger.kernel.org Cc: Michael Turquette , Stephen Boyd , Brian Masney , Nathan Chancellor , Nick Desaulniers , Bill Wendling , Justin Stitt , linux-kernel@vger.kernel.org (open list), llvm@lists.linux.dev (open list:CLANG/LLVM BUILD SUPPORT:Keyword:\b(?i:clang|llvm)\b) Subject: [PATCH] clk: hisilicon: allow COMPILE_TEST builds Date: Fri, 8 May 2026 22:11:10 -0700 Message-ID: <20260509051110.1061393-1-rosenp@gmail.com> X-Mailer: git-send-email 2.54.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The HiSilicon clock symbols already depend on ARCH_HISI or COMPILE_TEST, but the parent clock Makefile only descends into the hisilicon directory when ARCH_HISI is enabled. Add a hidden family gate selected by the HiSilicon clock and reset symbols, default it for ARCH_HISI, and use it for the parent Makefile descent. This keeps existing platform builds unchanged while allowing compile-test coverage. Tested with: make LLVM=1 ARCH=loongarch drivers/clk/hisilicon/ Assisted-by: Codex:GPT-5.5 Signed-off-by: Rosen Penev --- drivers/clk/Makefile | 2 +- drivers/clk/hisilicon/Kconfig | 14 ++++++++++++++ 2 files changed, 15 insertions(+), 1 deletion(-) diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile index 4b81757f9090..b20a0445828b 100644 --- a/drivers/clk/Makefile +++ b/drivers/clk/Makefile @@ -120,7 +120,7 @@ obj-y += bcm/ obj-$(CONFIG_ARCH_BERLIN) += berlin/ obj-$(CONFIG_COMMON_CLK_DAVINCI) += davinci/ obj-$(CONFIG_COMMON_CLK_ESWIN) += eswin/ -obj-$(CONFIG_ARCH_HISI) += hisilicon/ +obj-$(CONFIG_COMMON_CLK_HISI) += hisilicon/ obj-y += imgtec/ obj-y += imx/ obj-y += ingenic/ diff --git a/drivers/clk/hisilicon/Kconfig b/drivers/clk/hisilicon/Kconfig index c1ec75aa4ccd..e70bcfa9105b 100644 --- a/drivers/clk/hisilicon/Kconfig +++ b/drivers/clk/hisilicon/Kconfig @@ -1,8 +1,13 @@ # SPDX-License-Identifier: GPL-2.0-only +config COMMON_CLK_HISI + bool + default ARCH_HISI + config COMMON_CLK_HI3516CV300 tristate "HI3516CV300 Clock Driver" depends on ARCH_HISI || COMPILE_TEST select RESET_HISI + select COMMON_CLK_HISI default ARCH_HISI help Build the clock driver for hi3516cv300. @@ -11,6 +16,7 @@ config COMMON_CLK_HI3519 tristate "Hi3519 Clock Driver" depends on ARCH_HISI || COMPILE_TEST select RESET_HISI + select COMMON_CLK_HISI default ARCH_HISI help Build the clock driver for hi3519. @@ -19,6 +25,7 @@ config COMMON_CLK_HI3559A bool "Hi3559A Clock Driver" depends on ARCH_HISI || COMPILE_TEST select RESET_HISI + select COMMON_CLK_HISI default ARCH_HISI help Build the clock driver for hi3559a. @@ -26,6 +33,7 @@ config COMMON_CLK_HI3559A config COMMON_CLK_HI3660 bool "Hi3660 Clock Driver" depends on ARCH_HISI || COMPILE_TEST + select COMMON_CLK_HISI default ARCH_HISI help Build the clock driver for hi3660. @@ -33,6 +41,7 @@ config COMMON_CLK_HI3660 config COMMON_CLK_HI3670 bool "Hi3670 Clock Driver" depends on ARCH_HISI || COMPILE_TEST + select COMMON_CLK_HISI default ARCH_HISI help Build the clock driver for hi3670. @@ -41,6 +50,7 @@ config COMMON_CLK_HI3798CV200 tristate "Hi3798CV200 Clock Driver" depends on ARCH_HISI || COMPILE_TEST select RESET_HISI + select COMMON_CLK_HISI default ARCH_HISI help Build the clock driver for hi3798cv200. @@ -48,6 +58,7 @@ config COMMON_CLK_HI3798CV200 config COMMON_CLK_HI6220 bool "Hi6220 Clock Driver" depends on ARCH_HISI || COMPILE_TEST + select COMMON_CLK_HISI default ARCH_HISI help Build the Hisilicon Hi6220 clock driver based on the common clock framework. @@ -55,6 +66,7 @@ config COMMON_CLK_HI6220 config RESET_HISI bool "HiSilicon Reset Controller Driver" depends on ARCH_HISI || COMPILE_TEST + select COMMON_CLK_HISI select RESET_CONTROLLER help Build reset controller driver for HiSilicon device chipsets. @@ -63,6 +75,7 @@ config STUB_CLK_HI6220 bool "Hi6220 Stub Clock Driver" if EXPERT depends on (COMMON_CLK_HI6220 || COMPILE_TEST) depends on MAILBOX + select COMMON_CLK_HISI default COMMON_CLK_HI6220 help Build the Hisilicon Hi6220 stub clock driver. @@ -71,6 +84,7 @@ config STUB_CLK_HI3660 bool "Hi3660 Stub Clock Driver" if EXPERT depends on (COMMON_CLK_HI3660 || COMPILE_TEST) depends on MAILBOX + select COMMON_CLK_HISI default COMMON_CLK_HI3660 help Build the Hisilicon Hi3660 stub clock driver. -- 2.54.0