From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 800AA3D6CB3 for ; Wed, 13 May 2026 07:20:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778656814; cv=none; b=nkHCw1lgfInIFFrT6JggvRRSSB/9VnvGIZnnmiTNH56SBBHlGcrTDaDlmrGS8LfCXaJn1pG6YYFaWk1ifDFQbaoBMvX4rEeJFElklLPoFLUg7ca00tJ3PVnEZFdiIgNhSPUkvzsclBdOGniDHC+a30pp3hCLruHowGkSSaZuHzI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778656814; c=relaxed/simple; bh=ExUGzDRkh5CNTth78Z2QLGpcnnEIRHjJhoWikXky/gI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ef7r+8fMVBnMAD3Jx6dhP0AxvP0Pj0FPadbL3A3lExtbLqggH79yKdqEhI4ZmE0xL2TlOIQQeV3vL7DxoCeonvOJi6oTxQKPFkSCkRYJMD1biKbTXFRT/n79LEWLJRD3PZ7uza3j44lOpEHDCLp+dpYOpYNZmoOOpa4LgZIsEz0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mINsrdPm; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mINsrdPm" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-488a14c31eeso43541555e9.0 for ; Wed, 13 May 2026 00:20:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778656808; x=1779261608; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=EcUdyEbWXs5tGAlI10MYOWCFp7umYQk3zJkuC2ozfYg=; b=mINsrdPmNvjJs3yPCWrP7WA8YtqBHVdU5espEKSlfIpWIvyKgMtppE1F6s8xR45Gz7 /soT+3XSUdnKWD4s3bimm5KbwFtzNzu6qSmB4odbi7xWLsK4v893d38mZ3iFffnMVR7L rkv8MSO3kQytQpCAJgtOu7t26JzUfMaL9fojMzUxVpcFV+xQxlzh0/wbPcvPNXc2IzVh 3fOsVo/M2Mb2vV87s+cjQud4Y+ujsTmt9Um5PCA7BKONj30JPqbhW8jLsUIwdKyyS+1j ESyvpI+cZowWg+SIqw7NvxKeC7uQ88Muck0JRriLM2j4yfGCfQ6zY9GWvoDE5WBS3NvI 4hMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778656808; x=1779261608; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=EcUdyEbWXs5tGAlI10MYOWCFp7umYQk3zJkuC2ozfYg=; b=M3HBZssPhIDD0aKvqJWdrBYmdUwYOQSg0qZOUAH1St0CiawcM/utkt9zkMTpglMdoq eV+4MppyARg0VTCtbApte8tcrXtVNWcMVlv4SZAuhJHvQ0sp4in7TwhoHZ0yjquDFzaf 2u3A+9+oo3ezpbm/wIQr2e3XFG0TaRrB1+seUjTf3BGTo12TlmtEveTRfVs6fykuzbCV pXL06/BuGaFdzhKoLmHnCZvq6OtjF49Za/fUE5E6YXF0D/lfT44Z9jOugRj4mPgch6p0 vnLgwNe8JtF5tI0oAkjT7JqNYGc+ctd3E0hR7mD8YgtZhxhfx6AAKsKWvrF3Tdq30tu6 5nZA== X-Forwarded-Encrypted: i=1; AFNElJ9aoZTJe5QgU3bc4BVG6ytbMmSZ0rztro9xU1RAD8uk8PYkXHcl4df8RlSIWdU48unaAnuLsQjqZmum++w=@vger.kernel.org X-Gm-Message-State: AOJu0Yy4MSFwa54zsI9/TOZ7mtdqQihPJjWPktew7e+5X9Y6AxxfeH6A nE79gXQmM/6lyRVyWH7GqsFc1lz7QVdz4LP+8f18DfO+OjOaJQAcjhYF X-Gm-Gg: Acq92OHi25liF2ThJ+19Noj2M8CMb6JjZ1PGGSMe+Fx0R0Llyxtdz0q+JmEOZh0FNUo JK9+NdvbSyCrwEg45PxXFStbMDVVLTZtvd2ybTp9EUr/U+TQCH8KBJbS4HFWAUZGUlym+2yCMgZ 3haOFHX7URbI269SDoSuPpSNSfR3P/PudmEsl0Yhja3vZN1NRDqE+upyzAGvL3pebEtinBAkQE/ WN14l38GLfZ7CtlqBtZQSRIY5qH+A5GXkJoy2ps6CKw4e2puH6qLMwj4YpHWqQtF52D0HBeLqY7 kHIeADMpcrXEhCRg+oMV0/HfPSnIqCLUWA+2Iq9jZ79qffL8qtOsE8cG3DMcA+3GCkwsIrrE0Ai pAPMwLPrckXroEwSUc4dh6QNYytf+xvh7cz4cMdwiES7QxzkBu1yHlFY4XbNdw2nYOFIY2GJlp1 GYvZcNIar/LUZKvk0+whKp8UxELt5TKXm9IFMG7fjSMt+khHKS7rk2Cw6B4UyNK/q6qw== X-Received: by 2002:a05:600c:8b55:b0:48e:51f8:eb39 with SMTP id 5b1f17b1804b1-48fc9a4b074mr29001935e9.28.1778656807922; Wed, 13 May 2026 00:20:07 -0700 (PDT) Received: from mamamia.internal (a89-182-129-90.net-htp.de. [89.182.129.90]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48fc8d62422sm58498115e9.11.2026.05.13.00.20.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 May 2026 00:20:07 -0700 (PDT) From: Andre Heider To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Yixun Lan Cc: devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH v3 5/6] riscv: dts: spacemit: k1-musepi-pro: enable PCIe ports Date: Wed, 13 May 2026 09:19:53 +0200 Message-ID: <20260513071958.29574-6-a.heider@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260513071958.29574-1-a.heider@gmail.com> References: <20260513071958.29574-1-a.heider@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Enable the two PCIe controllers along with their associated PHYs. They are routed to the M.2 M-key connector and to the PCIe slot. Signed-off-by: Andre Heider --- .../riscv/boot/dts/spacemit/k1-musepi-pro.dts | 38 +++++++++++++++++++ 1 file changed, 38 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k1-musepi-pro.dts b/arch/riscv/boot/dts/spacemit/k1-musepi-pro.dts index b24b378b1b220..953c0ff6a0d34 100644 --- a/arch/riscv/boot/dts/spacemit/k1-musepi-pro.dts +++ b/arch/riscv/boot/dts/spacemit/k1-musepi-pro.dts @@ -36,6 +36,14 @@ led1 { }; }; + reg_pcie_vcc_3v3: regulator-pcie-vcc3v3 { + compatible = "regulator-fixed"; + regulator-name = "PCIE_VCC3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + reg_vcc_4v0: regulator-vcc-4v0 { compatible = "regulator-fixed"; regulator-name = "VCC4V0"; @@ -272,6 +280,36 @@ dldo7 { }; }; +&pcie1_phy { + pinctrl-names = "default"; + pinctrl-0 = <&pcie1_3_cfg>; + status = "okay"; +}; + +&pcie1_port { + phys = <&pcie1_phy>; + vpcie3v3-supply = <®_pcie_vcc_3v3>; +}; + +&pcie1 { + status = "okay"; +}; + +&pcie2_phy { + pinctrl-names = "default"; + pinctrl-0 = <&pcie2_4_cfg>; + status = "okay"; +}; + +&pcie2_port { + phys = <&pcie2_phy>; + vpcie3v3-supply = <®_pcie_vcc_3v3>; +}; + +&pcie2 { + status = "okay"; +}; + &qspi { pinctrl-names = "default"; pinctrl-0 = <&qspi_cfg>; -- 2.53.0