From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3C2CB39E6F8 for ; Sat, 30 May 2026 09:45:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780134328; cv=none; b=hPa2lBcDk2m6oWMxyjSYM7bC8vXWoQbax1ujHFwbZwfwqbwlL9Mm5ftVXQFvHFhKdIh/97/lPyftrjM8JhXCwbDPnLtycR4X0uf4AK6N39+8kAi2x4EUlCEGEk+ZY6kyv1ogvwneLtfH3/RZ66ECChA2oYYRyioP8QRen4b1YsM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780134328; c=relaxed/simple; bh=LyUfGFZW+p2oW5KkXZ5y3kByeO4P0yiGXlBBXARqQcY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=HW+lvojLNo4GQupDLxu8Z7IVFJKCTr4vvIQ11zPylwVPrAln7ysytVVyWjeyRN/tCh/tZ7AFZkZWoZf7gMEKrBCDt1RpUQ9UTodMqhmroiiYTUxbFaJteVrKyXs6v4b+5MPevBGYZpdE2Oghwqp2ozkZHinGFK4h6bgJzCwg/h8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=TmaGpsIX; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="TmaGpsIX" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-2bf1cda2b17so12737715ad.1 for ; Sat, 30 May 2026 02:45:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780134326; x=1780739126; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aVc/26APRiTPbdxNs/jo+GGLcrXaHHIyPQYjeJMMqc0=; b=TmaGpsIXexhGH1R9Km1Kwtx+/SsypTBXVHmITwz3cC5u8zKS/wUNREyHwq4fXcO/K5 1rKi6JhsMbKRkAnJBWqSFAFtS7dRmr4rrTut/FgSH3SAyWDAu3SxhMLxLoYfcNQZxqgn Xa46dovW4ElCie4QRUNRsfIKCn+NhTMTxIxLwOfavbND/1ho7DiMYMh/VF9SoiUMwVL9 1zqdQqccxKADuOj/jxX0WFnYpbw0gOfRy2Aw1arfA2ryfx2SRu9rQeZLoUKYOudPHcK2 ogJsEEMCxjI+HwBBnQdkVUsg2DOUCepXqZzFcZBxyuOTaZ0AN11cCA43WFjKkmkqr0p6 M3fQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780134326; x=1780739126; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=aVc/26APRiTPbdxNs/jo+GGLcrXaHHIyPQYjeJMMqc0=; b=KDSMd71FVMoSZZQLsRrOVraSsIWaz0OSrCEBJxUJJ+ZCAr+1n8j7MWJ0nNF2MGUip0 fHDmuZpjoEhQjlGYSV91SyOQUQQQ34GK7/72vT92uqjEQqCaL45sLnyhTacxIADgSLcv YJoLmdoLFHs1AvygwIq+h8mOgP14YdpitHagDZwJTYUNZbiiBPpRH7hz3iLURGETmLbD j8fwBnHmoVrLDEdazhQAB64Y1bRwWMAiqSf2OBGDKicP2jXXW/MFujpr7YCPKxi6Ws+2 NiATCavoS1HmtynsXxG8s6/OAZcSrobuy6MMoQPNl7DYLtxdlJQpH025mKzS8vr2oCc0 1jmg== X-Forwarded-Encrypted: i=1; AFNElJ++ChWuL309BmVYCjFJ4R1C37FmumBp8IAZbIBJ9U+xV6mXMcZVyOhWrT4peyR4WLkpXlcvWYCjJ0hxbCk=@vger.kernel.org X-Gm-Message-State: AOJu0Yzh7odoFV9ZLGi9LJojIYCVc5lK5jN/YAe9JeeharuGTxTqFz+w elzX9Fhdb5hLpLPEIAyEkn4OFplJOBxoxJwvDVjWbSoroEM0ZrXzkGZL X-Gm-Gg: Acq92OEZq+e0S4LFGAZYthAV64CiTV+ZZlWyZTr5xZinVuq69oBa/gOzt7425tUn7eJ kYvlbl2NB7l18HQI75v/fl1Gxwr9RsL8wz+ri9JWsma9MA5vIiPmFm1HY1AR535uo0Fv3X1bzD1 jALGdhtJQ83AdSHZSwK+WiAgAq0gi899SJbhf7M3JMPLeJrOF04yhjIJAhjZmx5/qWECJFcwRGB p4vngcBkLDODbowr7oUAqNi/0aYhgjfDLAkDS8sIR+2XHmVUP0OvgBAzvmjc3PGv7qTAXe8Ts5I KnzS+GPjjm1mPRXEnPVTtsSizeW77giY9DxnpoqFzbfcMmq2mqfzOXhka+Uswj66vufTYQrfkEG IFScTRtWnSpzA9N8j7IU2t6SU/KTXjOPNj6qRRMxj8tghMqqfRKRnBn9qxL1jJzzLTKLkgDURNf nipJ3hN7Dcva9s4W5hTLASfBjxw0vGxX8= X-Received: by 2002:a17:902:c402:b0:2b0:6068:4c5f with SMTP id d9443c01a7336-2bf2048b983mr72327425ad.8.1780134326539; Sat, 30 May 2026 02:45:26 -0700 (PDT) Received: from rockpi-5b ([45.112.0.191]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf239e700csm61529945ad.10.2026.05.30.02.45.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 02:45:25 -0700 (PDT) From: Anand Moon To: Neil Armstrong , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Mauro Carvalho Chehab , Greg Kroah-Hartman , Hans Verkuil , Maxime Jourdan , dri-devel@lists.freedesktop.org (open list:DRM DRIVERS FOR AMLOGIC SOCS), linux-amlogic@lists.infradead.org (open list:DRM DRIVERS FOR AMLOGIC SOCS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/Amlogic Meson SoC support), linux-kernel@vger.kernel.org (open list), linux-media@vger.kernel.org (open list:MESON VIDEO DECODER DRIVER FOR AMLOGIC SOCS), linux-staging@lists.linux.dev (open list:STAGING SUBSYSTEM) Cc: Anand Moon , Nicolas Dufresne Subject: [PATCH v6 8/8] gpu: drm: meson: Fix DMA max segment size for DMABUF imports Date: Sat, 30 May 2026 15:12:54 +0530 Message-ID: <20260530094326.11892-9-linux.amoon@gmail.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260530094326.11892-1-linux.amoon@gmail.com> References: <20260530094326.11892-1-linux.amoon@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit When using hardware-accelerated video decoding via v4l2m2m-copy with mpv or similar players, the video decoder driver (`meson_vdec`) exports contiguous memory allocations as DMABUFs. When these buffers are subsequently imported by the display controller driver (`meson-drm`) for rendering via the GPU or compositor, the DMA API throws constraint validation warnings. - Call dma_set_max_seg_size(dev, UINT_MAX) to allow large scatter‑gather segments. - Ensures the DRM core and canvas allocations can handle full sized buffers without hitting DMA‑API warnings. This aligns the driver with common DMA setup practices and avoids failures on platforms with strict segment limits. Cc: Nicolas Dufresne Signed-off-by: Anand Moon --- drivers/gpu/drm/meson/meson_drv.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/gpu/drm/meson/meson_drv.c b/drivers/gpu/drm/meson/meson_drv.c index 49ff9f1f16d3..8570add8b831 100644 --- a/drivers/gpu/drm/meson/meson_drv.c +++ b/drivers/gpu/drm/meson/meson_drv.c @@ -247,6 +247,8 @@ static int meson_drv_bind_master(struct device *dev, bool has_components) goto free_drm; } + dma_set_max_seg_size(dev, UINT_MAX); + ret = meson_canvas_alloc(priv->canvas, &priv->canvas_id_osd1); if (ret) goto free_drm; -- 2.50.1