From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f172.google.com (mail-pl1-f172.google.com [209.85.214.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B2165388E63 for ; Mon, 1 Jun 2026 08:44:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780303465; cv=none; b=Vcv7Whpn5kyl36JzoktMoQXIv486L4aNpBaWsBnCSho82qzzzZeNmHQBtOr0uzOhuCZq49a9wrVy/GFKLysIwWmII4dVDAV4I9LPvJZiiCzwQxP77GYPxiEhWZBP8ivWozCNpKOQQZ1/xYOFC+M3DZgIWFxhVJiz4vsC7GSfg5M= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780303465; c=relaxed/simple; bh=h8lwCwpBvsZAK2xSMui6cpZp1xkNbU+SVH73g8ceUx0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Zb7ipwQq6FCrZXNC4Qvc4mOUhe2JcamkimwkmP+szEbYaIBS2l0v3hCau9NVfhtvuHWR3cHp9nohgoimY8pfxxUCp6BmNRJwQ9MhMyWl7UfIHGHQtlOoe5UvKBz3nl3Y4Oms40WYjAngKwOJ97lGBumThonk4wr4tr5+EYt85jg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bjbXNHuA; arc=none smtp.client-ip=209.85.214.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bjbXNHuA" Received: by mail-pl1-f172.google.com with SMTP id d9443c01a7336-2bf30d530bdso24808265ad.3 for ; Mon, 01 Jun 2026 01:44:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780303458; x=1780908258; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fS2CUg/Sh/44DwNmonmJi8mUsAkNkldRmQVB8GPLmro=; b=bjbXNHuAP7LFkvBLGc5IqNXM2HTlbnHM8i1/WRKOpr5xEK3TPZ01Ul+H3NAUgR9LcM CHTYlzm6JOF8ACaPJNn+4/oAJFw5JwctRF4rOaO/54Nz1rqcwuyBbmyB49JPITpLrOq4 NmDW6seldzadDFbVBXJUb/b/jOzodsDCN9l7D3wa5h4nY2sUcfi+0+DWXRSnTxGOsaZt xKzodV0nBgLqFkzDGc+1Mp6NLHvE+N2wa/ZEhzUosGf7Gt5WWCJpSa7aoAHQwzqsDyoO nYchj1BZlCZKe8reTOkb95FWqbgOTyq9JGXZaYQ6FAt+J/UK0isyazxgSMRWu9vfK0zG TXgA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780303458; x=1780908258; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=fS2CUg/Sh/44DwNmonmJi8mUsAkNkldRmQVB8GPLmro=; b=tU37V0RAfL8lE+mG7tSifyIvt+1q7F3o8J2qAAnVRkmCl3JlQR+pI0kcbQwaNnG/Oc ZssEcH7HMJ7TCo/SBtubB1tYsLt6QbfrkVexkLdXM1Gy16N6dlwliigK6Z56vEpPAv1E vlNxkmHNignR0132uL0VVFwVhC02n9FNMkSKkXaQGoySi+KrYFtxrywNsiH5b8tKN4Sc +2+ScM4/NBIeXL7cezJos8u+PPl+w5G5W2oLi/fPG+96K2Nnm5x9ERul1SV3YU53qZCf kJZGXzAZnqZk9SfA2ksW3EqefIqLFPXY3vMAeGEkGGw081taQeAnHjqPJMcBDMPk0IXz iZxw== X-Forwarded-Encrypted: i=1; AFNElJ/YD0bxDmZt/jtZgCCH7nWu7KFJ0iDm595cWyH4UTpkbFYIOAozttABKRCn0Raj1kmSSiSXO3cKlcrjM34=@vger.kernel.org X-Gm-Message-State: AOJu0YwRy85Th3zfO+RN2h7KgNBbJ24V29dkk6YNrm3ogF60Jmk3yYSA NphvlKP3ADBGa1Q971UzRxjA7dcHyeito/V8REOVSY7IxieWPt9P/BX2 X-Gm-Gg: Acq92OFWwPATCm/oQDCmuraYa6mmhlebfTAR9z4s26aXrIkeMADNvqAULkv9P+/oDw1 24PWlmHaYOCMzonZlgVSs79p3pgJWReUN/HblZElcYdAx2LPComEUj/0nnrYVeLUCaIH4vTWmjS sh//QmXrTMRCLg+DsofbQUyiug3dTORxX5ETyGC0lzRjB3kxML92np94PuJMGivce1R8Dw88sZ0 117Z5R4JQdYtoZnHmLhrIf8Qj7wAdxtD515kEnpNa42dF/DeQubaX6ItbMgmlHEWTvqsm2f4de8 qyAUMRnJRS6TRjQj9QBPSvLvdA3OLyMP+V/b8VOBePGWP3/5E6jfnHOtoU/vugb6acWevd/bgST P9pV4vHNrGwDZKVHOkldpC+0jmFpIOiEkghRfsj+PvK5WGhX7/J2Y7eXaQmBn4L5iFQz2U2c1wD xpnVXA4H2DeRojYXk/T64J7L1mZ+kASoawSw== X-Received: by 2002:a17:902:f70d:b0:2bf:379b:53d2 with SMTP id d9443c01a7336-2bf379b561cmr100522325ad.15.1780303458099; Mon, 01 Jun 2026 01:44:18 -0700 (PDT) Received: from localhost ([2001:19f0:8001:1b2d:5400:5ff:fefa:a95d]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf23c3eb31sm92807725ad.75.2026.06.01.01.44.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 01:44:17 -0700 (PDT) From: Inochi Amaoto To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Anup Patel , Atish Patra , Paolo Bonzini , Shuah Khan , Deepak Gupta , Thomas Huth , Charlie Jenkins , Sergey Matyukevich , Inochi Amaoto Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-kselftest@vger.kernel.org, Yixun Lan , Longbin Li , Quan Zhou Subject: [PATCH v2 7/7] KVM: riscv: selftests: add Zicfiss/Zicfilp extension to get-reg-list test Date: Mon, 1 Jun 2026 16:43:35 +0800 Message-ID: <20260601084336.2601675-8-inochiama@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260601084336.2601675-1-inochiama@gmail.com> References: <20260601084336.2601675-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The KVM RISC-V allows Zicfiss/Zicfilp extensions for Guest/VM so add these extensions to get-reg-list test. Assisted-by: YuanSheng:claude-4.7-opus Co-developed-by: Quan Zhou Signed-off-by: Quan Zhou Signed-off-by: Inochi Amaoto --- tools/testing/selftests/kvm/riscv/get-reg-list.c | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/tools/testing/selftests/kvm/riscv/get-reg-list.c b/tools/testing/selftests/kvm/riscv/get-reg-list.c index d88edef77ccf..4fab3d2d0b43 100644 --- a/tools/testing/selftests/kvm/riscv/get-reg-list.c +++ b/tools/testing/selftests/kvm/riscv/get-reg-list.c @@ -89,6 +89,8 @@ bool filter_reg(__u64 reg) case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICBOP: case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICBOZ: case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICCRSE: + case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICFILP: + case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICFISS: case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICNTR: case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICOND: case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZICSR: @@ -552,6 +554,8 @@ static const char *isa_ext_single_id_to_str(__u64 reg_off) KVM_ISA_EXT_ARR(ZICBOP), KVM_ISA_EXT_ARR(ZICBOZ), KVM_ISA_EXT_ARR(ZICCRSE), + KVM_ISA_EXT_ARR(ZICFILP), + KVM_ISA_EXT_ARR(ZICFISS), KVM_ISA_EXT_ARR(ZICNTR), KVM_ISA_EXT_ARR(ZICOND), KVM_ISA_EXT_ARR(ZICSR), @@ -715,6 +719,12 @@ static const char *sbi_fwft_id_to_str(__u64 reg_off) case 6: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(pte_ad_hw_updating.enable)"; case 7: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(pte_ad_hw_updating.flags)"; case 8: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(pte_ad_hw_updating.value)"; + case 9: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(landing_pad.enable)"; + case 10: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(landing_pad.flags)"; + case 11: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(landing_pad.value)"; + case 12: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(shadow_stack.enable)"; + case 13: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(shadow_stack.flags)"; + case 14: return "KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(shadow_stack.value)"; } return strdup_printf("KVM_REG_RISCV_SBI_FWFT | %lld /* UNKNOWN */", reg_off); } @@ -911,6 +921,12 @@ static __u64 sbi_fwft_regs[] = { KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(pte_ad_hw_updating.enable), KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(pte_ad_hw_updating.flags), KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(pte_ad_hw_updating.value), + KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(landing_pad.enable), + KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(landing_pad.flags), + KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(landing_pad.value), + KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(shadow_stack.enable), + KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(shadow_stack.flags), + KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_SBI_STATE | KVM_REG_RISCV_SBI_FWFT | KVM_REG_RISCV_SBI_FWFT_REG(shadow_stack.value), }; static __u64 zicbom_regs[] = { -- 2.54.0