From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pg1-f179.google.com (mail-pg1-f179.google.com [209.85.215.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A98002DA75B for ; Thu, 11 Jun 2026 03:39:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.179 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781149155; cv=none; b=UG4Od2i8qAuOIz8tCXsMHnMT6QWDcUBSPD4p8drWJ21Nmc9OLQix7GLdqj3aIzMg2CogSVTBBkJMoAY7Mk+TX/2hTgJ+i+3d+CV0MXmi3Dzo1rglh0Ou8CHppYS5+8pmFYg3Aqs9SM+9St8MzVrz/sNxJlOJmqJSMijVyo5ntD0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781149155; c=relaxed/simple; bh=5idmto1kQjWZRSxLHpCehDOoykYdwe6Ve3kdEE0kCRc=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=gYoGqWxj7LaTpaJWvsNp9DURBHQiL8IoxNstFrfjsOeDXlNd9Z1ubFEK+XAjaM33IQe59dpKdrHOeBRfrj4wz+2vjEF/tXlihKpmbjHE7MpSuki8Mz+doShZXA2XSm/KGNBsd7axgYtD767G2fER/ieX2N7e2e4mIe37nnRnkDU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NO/v1Fpc; arc=none smtp.client-ip=209.85.215.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NO/v1Fpc" Received: by mail-pg1-f179.google.com with SMTP id 41be03b00d2f7-c858dc05ee3so4501783a12.2 for ; Wed, 10 Jun 2026 20:39:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781149154; x=1781753954; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=7VRuVCbEtc0C7t5RgetDXysYNFKdENiHIcQZQ71JcPw=; b=NO/v1FpcKiB9ufpHSpQ7IEXaahCKZj/3l0bJtkJTRGIcxdIV5npNLBxazcNMWoSOVY aSYYijmidW9Cx6lUKiN67uKN2okmvfrPPQSfiy1cagGSngjH0UHBBosKgYPxUKWD5Tv7 /2Kl3VFDYVz79z2dnSA/FKCoYxxThh9JM3DGpsFyMwXYM/I8l7vbDn47JvY6FMtLvAVv 74PfcV43e+1px6FXR4OzdQua7PpM3wIk8DBVMTJHRw9z2ZVmAkSlkFZiPm5HKKy9N7Ja gJm2v8tDecC6CqDMi5kfpAHVrkd+TOSUwC4fPGwvld22eYSuGyHJ5AuUeDGnC/VNlmCo ZVCg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781149154; x=1781753954; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=7VRuVCbEtc0C7t5RgetDXysYNFKdENiHIcQZQ71JcPw=; b=nCEjgAcGs8gPYi2HMspyvO7Z3qh0Z2DflSH+Mgm99c9xdGPyvgY9EB3h3HZUutKL1a plX+gVSOP/dT/2tdYhIJQ3vcJZJfBg+H6D1R2Lb/Gn94y6MqkDDQFub2JHcX8P3+fdrR iCFlIr9jHDsa/vlA7mguHlO4BD/bOWq1ZBmysyQezRVEOia2zQx0r27WmfJBKQFHkyYU WeMTAdIujMVaplEiPCXWNDoqXVRE6f1+rAvXY0TE2/svlR8YvckyWOXj3HR97x0QoNmC EXQVl2UlIu5KgSGS7gBk9KMje9c3+dAHtVXysgkmSZh1Sf7FcFFtoD8JEpZnG6Abh2Z+ SD6w== X-Forwarded-Encrypted: i=1; AFNElJ91yhcbche7mLp2lgmvwKwJPx9nrIfHd80FjmSOCrSHtEZ+iYrQ0K8nph3ir7zCOn0Y4JeAltMagbS7Q3A=@vger.kernel.org X-Gm-Message-State: AOJu0YxySl3ivgBo7ghAirIE88c7trdwH4quUiJyLTJh7d37hCbvc841 w1+iIzr+XZG9meUdSnPaps95F+k0ZIe2dVZFwSZKM810ChbD5kKXHa7E X-Gm-Gg: Acq92OFLz2kNnCGOal0Sb288si51FtiVdqDgktSSgL1QcFJmwczt/i/V+Ja1PRSeEGT q6CslO/X3riP47wcL/DYD2YEoBbWzJv+G0LQN1r0DYPt2JB+0yVbsQVdgVbPuEp7+keCKSWTLum 9A/gQfLqZvD0yI6AkgDaiMgAYmVjwpbSezsaobiD6HEyvlg4eN4ZCRG4nRuwT5g4H6Gj1lUw2JW 942TudSJCD4C2xI/2JKmKbtqj82VugTIatopbm6TGC6ti9CVLGVvaOQYgrrSLy3jWtw/gvDQvGs JrtpKn/9nqa01c/1e+B5zCYoL3ndbBQ0bI/OiQJ3WqxaixrveVIkcsuFtMnC0tGw9DjT/aUrrog 2TMmMkK8FCkKZDid6Iu3qO/GyKT9JI3OV3vkrssq6VoXBZVvnQnWHyerjxKzJc2FKA6rWxyBROG VomH7QqX3b8dIRxRvfKcyZgozp60CvAaNTWuwvhp54TqcA2BpfsBh9y4AfjsnswUAYxm88HS9Ey hLuPS3GN69fJNb08CqnJtWa1KnmOX0xYexK4jVuc79ptQ== X-Received: by 2002:a05:6a00:2e93:b0:842:57e8:1bdb with SMTP id d2e1a72fcca58-843368fc321mr1004033b3a.20.1781149153985; Wed, 10 Jun 2026 20:39:13 -0700 (PDT) Received: from ryzen ([2601:644:8000:5b5d:7285:c2ff:fe45:8a32]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84337bb47eesm334548b3a.13.2026.06.10.20.39.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 20:39:13 -0700 (PDT) From: Rosen Penev To: linux-serial@vger.kernel.org Cc: Greg Kroah-Hartman , Jiri Slaby , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , linux-kernel@vger.kernel.org (open list:TTY LAYER AND SERIAL DRIVERS), imx@lists.linux.dev (open list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE) Subject: [PATCHv3 0/6] serial: mxs-auart: devm conversion, clock rework, and IRQ ordering fixes Date: Wed, 10 Jun 2026 20:38:50 -0700 Message-ID: <20260611033856.6476-1-rosenp@gmail.com> X-Mailer: git-send-email 2.54.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series cleans up the mxs-auart driver by converting to devm-managed resources, fixing clock prepare/enable ordering, and addressing IRQ registration races. Patch 1 fixes compilation on 64-bit build with W=1 Patch 2 reworks the clock handling to use devm_clk_get_enabled and reorders clk_prepare_enable after clk_set_rate to avoid CLK_SET_RATE_GATE failures. Patch 3 converts iomem mapping and GPIO IRQ requests to devm, removing the manual cleanup paths. Patch 4 moves the main UART IRQ registration after uart_add_one_port so the port state is initialized before the handler can run, and manages the module clock for console vs non-console ports correctly. v3: two more sashiko fixes v2: split off of_device_get_match_data change. Rosen Penev (6): serial: mxs-auart: fix cast type for of_device_get_match_data serial: mxs-auart: rework clock handling in mxs_get_clks and probe serial: mxs-auart: use devm resources for iomem and GPIO IRQs serial: mxs-auart: fix IRQ registration ordering and manage console clock serial: mxs-auart: clamp RX DMA count to buffer size serial: mxs-auart: terminate DMA before releasing channels in exit drivers/tty/serial/mxs-auart.c | 145 +++++++++++++++------------------ 1 file changed, 66 insertions(+), 79 deletions(-) -- 2.54.0