From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0135A3793B8 for ; Tue, 23 Jun 2026 10:18:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782209937; cv=none; b=byIodKw3fExQJNgnEnq16TWThnbmi/2FlQ05Qcg1wbZY71llMA/RSraV5ld87AzbWlm2KVGZZaucvDZ72PaZsww/dNCZubzQbvUGItXkHJOfWk+poWUvItXNsONVeW70jy6RydXhlM1ZW2cU+92WC//3Y9NQnB/9+LLB4sRh+Ww= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782209937; c=relaxed/simple; bh=4yVtieu1FINk50HoSpYCICOnuN8un5ZUI4obEuDBsgM=; h=Date:From:To:Cc:Subject:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=cjMzFrVLk6pVGKVJq4c3vUPwedKiBdWOlvmLpnWGMzRJE8MOl6KTFedHRcQuWwEfCklpaUvgg0oRSpi6c3sg93xNDTLxuU8j15nWWkw7n6WQmg7UjGw+bMDPD7aKaRNevaeqLQhhF6FsSyoh6UsoRYfSP0OMUQxUl9NiaGvpyOY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZP9VWScm; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZP9VWScm" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-490b4a8e28bso36996705e9.1 for ; Tue, 23 Jun 2026 03:18:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1782209932; x=1782814732; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:subject:cc:to:from:date:from:to:cc:subject:date :message-id:reply-to; bh=HksytDu/NjeYLcnU9j7CUQon3uwx8r9Gnd6yYJuLK7s=; b=ZP9VWScm/LXInfDxpFK36yHgyec2tlm0q1lKZuKBytE05ALu14MBsqCVPSX6Ta7Ytl nhNiijzgjuhC2ESodUxcdyB++CH0nq19UL2Q7aKgViLvCuajct/792s/V2t3lbG7xx+S 5xRoZiPMYEr6wY0lIJfwVUx2pUIVpYBkgd9YCHjxULncat2x43YQvwtOp5G3jacdQQ8j bYx4EVpajO1/G7ZXhRfvH02KJuuHy22C8rw7oSfV5UksiVsAxXAxpyUyY4O47RI5K0gq FreE5s6SQt+ZU4HPvPxcjBxD5ivUDZORt0JsYrwnwi1xaKqZ9g6eS+gyr87f5hKwb32w PJwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782209932; x=1782814732; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=HksytDu/NjeYLcnU9j7CUQon3uwx8r9Gnd6yYJuLK7s=; b=dyrV88jP2QcFD6ulF+KO0CzfhEpsT4p+QuwxpxBBRD34JwXNf5E3gMJZBuowfirBDD lPYPkSEqrcerLOuDZm+c+U1jXUBhhwK6j+VvYuidVoCwABD1GKe8F6yySjoyZuLzWQyj sp3gK/X7yTwEU/ahZ2Qg47AHK2nsv5qtFB4YeAmOeWH/1fXyFHpsbzOct3hzsfSi8WQf vp/LfNe4hayINB5Qtpaax5AgXcURigcZK9bhihJ4LxHXk3CfZlcGqmlhYa32pBu23JPY YkIJNIAcnHilTWzhcumOJvelIceXSQdxXDRA6MgFbq77TSubUPOJ4a+GfiOHbrBwbGIf /g9A== X-Forwarded-Encrypted: i=1; AFNElJ+kUM0JHu6MDCkSbdZCda2hufQ7Lug+x9dyImJT/VpW+0GBRrzA71jcIBovdPj6aAec8iCxbgewl0LL6Jc=@vger.kernel.org X-Gm-Message-State: AOJu0YwE82dYvnGQ0EdnSs0+jVQe7H+1ypU1EmcMpN1LS3HFcNqDad3i gIhvtd24taZKLLFVdiPrh2b+6hG8E5fH3qiV0u83C4Tjy4FM5ljls96y X-Gm-Gg: AfdE7cnDaD6k510mxZM8VM9av1WKBcdm0KdujC4YZuT+Yx1Eg32Jz6mQ+E1UH23C28P x04q1Q754u0KiygwjhcVMrk0yBMnIRTXhOsezuI+0/4xhSC9bd5F9x95p4S9UW1dquATxeDzmwC Xs5q1nafI2IUPWskdrVY9lbV1LL2Ho2jvIy69FknkSsQ3v02FGmFAYI90uPIfroK7TZE9uf72Cm FDHYHLDxey80xl9no+v6lD1gleOm98ZtK1mkuU7PHX2cTVp5qNaLRjefzv7qgnB2u+4BW94suGv N+QX7P9t2TEOJXlUxtXIH6z0OpVJuy7eIZxoQnBw+YYwO8KgrYsA7cHGCxYPKB5lYZCDTht0ajr uRqLconKB8E5SUM7Hm58TeoOZBWsIhC5TKgBizZSrlrw43dHPcdmM5YRSNZdJGDCrNjvaZxYMZx olbkEld2FX1WC9YbhikgzDkA== X-Received: by 2002:a05:600c:4346:b0:490:b8ee:d6a5 with SMTP id 5b1f17b1804b1-49240e20cc6mr185664695e9.6.1782209932133; Tue, 23 Jun 2026 03:18:52 -0700 (PDT) Received: from foxbook (bfg19.neoplus.adsl.tpnet.pl. [83.28.44.19]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4923fe7b359sm350117885e9.9.2026.06.23.03.18.51 (version=TLS1_2 cipher=AES128-SHA bits=128/128); Tue, 23 Jun 2026 03:18:51 -0700 (PDT) Date: Tue, 23 Jun 2026 12:18:47 +0200 From: Michal Pecio To: Xincheng Zhang Cc: Mathias Nyman , Greg Kroah-Hartman , linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, Forest Crossman Subject: Re: [PATCH] usb: xhci-pci: Disable 64-bit DMA for VIA VL805 Message-ID: <20260623121847.53749028.michal.pecio@gmail.com> In-Reply-To: <20260623-xhci-via-dma-fix-v1-1-3f12c81a1cf8@ultrarisc.com> References: <20260623-xhci-via-dma-fix-v1-1-3f12c81a1cf8@ultrarisc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit On Tue, 23 Jun 2026 15:32:02 +0800, Xincheng Zhang wrote: > The VIA VL805 XHCI controller (Device ID 0x3483) fails to handle DMA > addresses correctly when they exceed 0x1000000000 (64GB). On systems > with large amounts of RAM, this hardware limitation causes device > failures. > > Add the XHCI_NO_64BIT_SUPPORT quirk to restrict DMA addressing to > 32-bit, preventing the controller from receiving addresses beyond its > hardware limit. > > Signed-off-by: Xincheng Zhang It could make sense to put a fix for this in stable too. But I don't like this abuse of the quirk. Firstly, it causes unnecessary bouncing on systems with >4GB RAM and no IOMMU. I found other drivers that use DMA_BIT_MASK(36) or even weirder numbers, so it seems that we too could request 64 gigs exactly with a bit of driver refactoring. Secondly, it makes the driver pretend that AC64 capability is absent. Differences go beyond address bits, notably including register width and whether QWORD or only DWORD writes cane be used. For example, if we want to improve command abort on AC64 chips using QWORD writes, we will need to know the true state of this capability, regarless of whether the chip really implements all 64 address bits or not. Forest, you have added a number of similar quirks for ASMedia chips. Do you happen to know what is their real address width? I think it might prove useful to have this on record. Regards, Michal